US20070158752A1 - Sram array and analog fet with dual-strain layers - Google Patents
Sram array and analog fet with dual-strain layers Download PDFInfo
- Publication number
- US20070158752A1 US20070158752A1 US11/275,492 US27549206A US2007158752A1 US 20070158752 A1 US20070158752 A1 US 20070158752A1 US 27549206 A US27549206 A US 27549206A US 2007158752 A1 US2007158752 A1 US 2007158752A1
- Authority
- US
- United States
- Prior art keywords
- type transistor
- analog
- forming
- dual
- fets
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 36
- 239000004065 semiconductor Substances 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims description 14
- 238000005468 ion implantation Methods 0.000 claims description 11
- 229910052732 germanium Inorganic materials 0.000 claims description 8
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 8
- 230000003068 static effect Effects 0.000 claims description 7
- 229910052785 arsenic Inorganic materials 0.000 claims description 6
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 6
- 230000005669 field effect Effects 0.000 claims description 6
- 230000002040 relaxant effect Effects 0.000 claims 6
- HAYXDMNJJFVXCI-UHFFFAOYSA-N arsenic(5+) Chemical compound [As+5] HAYXDMNJJFVXCI-UHFFFAOYSA-N 0.000 claims 2
- 239000007943 implant Substances 0.000 abstract description 9
- 238000005280 amorphization Methods 0.000 abstract description 4
- 230000015556 catabolic process Effects 0.000 abstract description 4
- 230000008878 coupling Effects 0.000 abstract description 4
- 238000010168 coupling process Methods 0.000 abstract description 4
- 238000005859 coupling reaction Methods 0.000 abstract description 4
- 238000006731 degradation reaction Methods 0.000 abstract description 4
- 150000004767 nitrides Chemical class 0.000 description 11
- 238000010586 diagram Methods 0.000 description 6
- 230000000295 complement effect Effects 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 239000002800 charge carrier Substances 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 230000000670 limiting effect Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910052756 noble gas Inorganic materials 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the invention generally relates to dual-strain layers for mechanical stress control to improve charge carrier mobility, and, more particularly, to an improved dual-strain layer that enhances carrier mobility in digital circuits and simultaneously minimizes variability in static random access memory (SRAM) arrays and/or analog field effect transistors (FETs) on the same substrate.
- SRAM static random access memory
- FETs analog field effect transistors
- MOSFET metal oxide semiconductor field effect transistor
- carrier mobility affects the amount of current or charge which flows, e.g., as electrons or holes, in the MOSFET channel region.
- Reduced carrier mobility can reduce the switching speed of a given transistor.
- Reduced carrier mobility can also reduce the differences between the on and off states and can, therefore, increase susceptibility to noise.
- mechanical stress control of the channel regions can be used to enhance hole mobility p-type MOSTFETs (p-FETs) and electron mobility n-type MOSFETs (n-FETs).
- CMOS complementary MOSFET
- Such a dual-strain nitride layer is a nitride layer that has tensile strain regions and compressive strain regions positioned over the n-FETs and the p-FETs, respectively, in order to simultaneously enhance carrier mobility in the channel regions of each of the FETs.
- the first device can comprise a digital circuit such as, a digital complementary metal oxide semiconductor (CMOS) device.
- CMOS digital complementary metal oxide semiconductor
- the first device can comprise at least one digital logic n-type transistor (i.e., a first n-type transistor) and at least one digital logic p-type transistor (i.e., a first p-type transistor).
- the second device can comprise a static random access memory (SRAM) cell.
- SRAM static random access memory
- this second device can comprise at least one n-type transistor (i.e., a second n-type transistor) and at least one p-type transistor (i.e., a second p-type transistor).
- the second device can comprise an analog device, such as an n-type analog field effect transistor (FET) or a p-type analog FET.
- FET field effect transistor
- Another embodiment of the structure can comprise the first device and multiple second devices, including both an SRAM cell and an analog device, as described above.
- the semiconductor structure of the invention can comprise a dual-strain layer (e.g., a dual-strain nitride layer) over both the first device and the second device.
- the dual-strain layer can comprise a first tensile section over the first n-type transistor of the first device, a compressive section over the first p-type transistor of the first device and an additional tensile section over the second device.
- the additional tensile section over the second device can further comprise a relaxed region.
- the additional tensile section can comprise a germanium or arsenic ion-implantation region that relaxes the strain in a predefined area above the second device so as to minimize transconductance variability.
- the method comprises forming a first device and a second device on a substrate.
- Forming the first device comprises forming a device (e.g., a digital circuit) that comprises an n-type transistor (i.e., a first n-type transistor) and a p-type transistor (i.e., a first p-type transistor).
- forming of the second device comprises forming a device (e.g., an SRAM cell) that comprises at least one n-type transistor (i.e., a second n-type transistor) and at least one p-type transistor (i.e., a second p-type transistor).
- forming of the second device comprises forming an analog device (e.g., an analog n-FET or an analog p-FET). In another embodiment of the method, forming the second device further comprises forming multiple second devices including both an SRAM cell and an analog device, as described above.
- an analog device e.g., an analog n-FET or an analog p-FET.
- forming the second device further comprises forming multiple second devices including both an SRAM cell and an analog device, as described above.
- a dual-strain layer is formed over both the first device and the second device. Specifically, a first tensile section of the dual-strain layer is formed over a first n-type transistor of the first device, a compressive section is formed over a first p-type transistor of the first device and an additional tensile section is formed over the second device(s).
- a region of the additional tensile section above the second device is relaxed. This can be accomplished by first forming a mask over the dual-strain layer such that a predefined area of the additional tensile section above the second device is exposed. For example, if the second device is an SRAM cell, a predefined area of the additional tensile section above the p-type transistor of the SRAM cell (i.e., the second p-type transistor) can be exposed. If the second device is either an analog p-FET or analog n-FET a predefined area of the additional tensile section above the analog FET can be exposed. This predefined area is relaxed by performing an ion implantation process using, for example, germanium, arsenic, or any other suitable noble gas implant.
- FIG. 1 is a schematic diagram illustrating an embodiment of a semiconductor structure of the invention
- FIG. 2 is a schematic flow diagram illustrating an embodiment of the method of the invention
- FIG. 3 is a schematic diagram illustrating a partially completed structure of the invention.
- FIG. 4 is a schematic diagram illustrating a partially completed structure of the invention.
- FIG. 5 is a schematic diagram illustrating a partially completed structure of the invention.
- FIG. 6 is a schematic diagram illustrating a partially completed structure of the invention.
- CMOS complementary MOSFET
- Such a dual-strain nitride layer 150 is a nitride layer that has tensile strain regions 151 and compressive strain regions 152 positioned over the n-FETs 111 and the p-FETs 112 , respectively, in order to simultaneously enhance carrier mobility in the channel regions of each of the FETs 111 , 112 .
- Various masking and physical overlay processes can be used to place the different strain regions 151 , 152 and, thus, to form the dual-strain nitride layer 150 such that the boundaries 160 between the different strain regions 151 , 152 fall between the n-FETs 111 and p-FETs 112 .
- a physical overlay is involved in the placement of the different strain regions 151 , 152 , there can be significant variability in the nFET 111 and pFET 112 resultant strains depending on the proximity of the individual FETs 111 , 112 to this boundary 160 . As a result, there can be an increased variability in the transconductance of such transistors.
- transconductance variability may not significantly affect digital logic 100 performance, it can lead to a decrease static random access memory (SRAM) cell stability and performance. Such transconductance variability can also negatively affect the stability and performance of both analog n-FETs and p-FETs.
- SRAM static random access memory
- a dual-strain layer is formed over digital circuits and other devices on a chip.
- the dual-strain layer comprises tensile sections above digital logic n-type transistors, compressive sections above digital logic p-type transistors and additional tensile sections above SRAM cells and/or analog FETs.
- An amorphization ion-implant is performed to relax the strain over SRAM cell p-FETs and, thereby, eliminate variability and avoid p-FET performance degradation in the SRAM cells.
- this ion-implant can relax the strain above both analog p-FETs and n-FETs and, thereby, eliminate variability and the coupling of the logic device process to the analog FETs and provide more predictable and well-controlled analog FETs.
- a semiconductor structure 1 that comprises a first device 100 and at least one second device (e.g., 200 and/or 300 ) on a substrate.
- the first device 100 can comprise a digital circuit such as, a digital complementary metal oxide semiconductor (CMOS) device.
- CMOS digital complementary metal oxide semiconductor
- the first device 100 can comprise at least one n-type transistor (i.e., a first n-type transistor 111 ) and at least one p-type transistor (i.e., a first p-type transistor 112 ).
- the second device can comprise a static random access memory (SRAM) cell 200 .
- SRAM static random access memory
- this second device can comprise at least one n-type transistor (i.e., a second n-type transistor 211 ) and at least one p-type transistor (i.e., a second p-type transistor 212 ).
- the second device can comprise an analog device 300 , such as an n-type analog field effect transistor (FET) or a p-type analog FET.
- FET n-type analog field effect transistor
- Another embodiment of the structure 1 can comprise the first device 100 and multiple second devices, including both an SRAM cell 200 and an analog device 300 , as described above.
- the semiconductor structure 1 of the invention can comprise a dual-strain layer 150 (e.g., a dual-strain nitride layer) over both the first device 100 and the second device(s) (e.g., SRAM 200 and/or analog device 300 ).
- the dual-strain layer 150 can comprise a first tensile section 151 over the first n-type transistor 111 of the first device 100 , a compressive section 152 over the first p-type transistor 112 of the first device 100 and an additional tensile section over the second device.
- the dual strain layer 150 may comprise an additional tensile section 251 over SRAM cell 200 and/or an additional tensile section 351 over analog FET 300 .
- This additional tensile section 251 , 351 can further comprise a relaxed region (e.g., relaxed region 275 of section 251 of SRAM cell 200 and/or relaxed region 375 of section 351 of analog FET 300 ).
- the additional tensile section can comprise a germanium or arsenic ion-implantation region that relaxes the strain in a predefined area above the second device (e.g., predefined area 270 of section 251 above the SRAM cell 200 , or predefined area 370 of section 351 above the analog FET 300 ) so as to minimize transconductance variability.
- a relaxed region 275 is incorporated into a predefined area 270 of the additional tensile section 251 of the dual-strain layer 150 above the second p-type transistor 212 .
- the proximity of the second p-type 212 and n-type 211 transistors to the boundary 260 surrounding the relaxed region 275 is much less critical than it would be if a compressive section of the dual-strain layer was placed above the second p-type transistor 212 instead.
- this embodiment of the invention provides a semiconductor structure 1 having both a digital logic 100 and an SRAM cell 200 .
- a ion-implant induced relaxed region 275 of the dual-strain nitride layer above the p-type transistor 212 of the SRAM cell 200 ensures that the p-type transistor is of normal strength (i.e., has optimal carrier mobility).
- both the p-type 212 and n-type 211 transistors of the SRAM cell 200 do not have added variability which could lead to decreased cell 200 stability and performance.
- the second device comprises either an analog n-FET or an analog p-FET 300
- the relaxed region 375 of the additional tensile section 351 of the dual-strain layer 150 is incorporated into a predefined area 370 above either type of analog FET 300 .
- the present invention balances the need for a stable analog device 300 (i.e., a device with minimal transconductance variability, threshold voltage variability, ion variability, etc.) with possible carrier mobility degradation.
- this embodiment of the invention provides a semiconductor structure 1 having both a digital logic 100 and an analog device 300 . It further eliminates variability and the coupling of the logic device 100 process to the analog FET 300 and, thereby, provides a more predictable and well-controlled analog device 300 (albeit an analog FET with potentially degraded carrier mobility).
- the method comprises forming a first device 100 and a second device (e.g., second device 200 and/or second device 300 ) on a substrate 101 ( 10 , see FIG. 3 ).
- Forming the first device 100 comprises forming a device (e.g., a digital circuit) that comprises an n-type transistor (i.e., a first n-type transistor 111 ) and a p-type transistor (i.e., a first p-type transistor 112 ) ( 12 ).
- forming of the second device comprises forming a device (e.g., an SRAM cell 200 ) that comprises at least one n-type transistor (i.e., a second n-type transistor 211 ) and at least one p-type transistor (i.e., a second p-type transistor 212 ) ( 14 ).
- forming of the second device comprises forming an analog device 300 (e.g., an analog n-FET or an analog p-FET) ( 16 ).
- forming the second device further comprises forming multiple second devices including both an SRAM cell 200 and an analog device 300 , as described above ( 14 - 16 ).
- a dual-strain layer 150 is formed over both the first device 100 and the second device(s) 200 and/or 300 ( 20 ). Specifically, a first tensile section 151 of the dual-strain layer 150 is formed over a first n-type transistor 111 of the first device 100 , a compressive section 152 is formed over a first p-type transistor 112 of the first device 100 and an additional tensile section is formed over the second device(s) (e.g., see additional tensile section 251 over SRAM cell 200 and additional tensile section 351 over analog FET 300 ) ( 22 - 26 , see FIGS. 4-5 ). Conventional masking and overlaying techniques may be used to form this dual-strain layer 150 .
- a region of the additional tensile section above the second device is relaxed so as to minimize transconductance variability in the second device ( 30 , see FIG. 6 ).
- This can be accomplished by first forming a mask 80 over the dual-strain layer 150 such that a predefined area of the additional tensile section above the second device is exposed ( 32 ).
- the mask 80 can be formed by depositing a suitable mask material and lithographically patterning the mask material to expose the predefined areas. More particularly, if the second device is an SRAM cell 200 , a predefined area 270 of the additional tensile section 251 above the p-type transistor 212 of the SRAM cell 200 (i.e., the second p-type transistor) can be exposed by the mask 80 .
- a predefined area 370 of the additional tensile section 351 above the analog FET 300 can be exposed by the mask 80 .
- the predefined areas 270 and/or 370 can be relaxed by performing an amorphization ion implantation process of approximately 1 ⁇ 10 14 cm 2 using, for example, germanium, arsenic, or any other suitable noble gas implant 90 ( 34 ).
- a dual-strain layer is formed over digital circuits and other devices on a chip.
- the dual-strain layer comprises tensile sections above digital logic n-type transistors, compressive sections above digital logic p-type transistors and additional tensile sections above SRAM cells and/or analog FETs.
- An amorphization ion-implant is performed to relax the strain over SRAM cell p-FETs and, thereby, eliminate variability and avoid p-FET performance degradation in SRAM cells.
- this ion-implant can relax the strain above both analog p-FETs and n-FETs and, thereby, eliminate variability and the coupling of the logic device process to the analog FETs and provide more predictable and well-controlled analog FETs.
Abstract
Description
- The invention generally relates to dual-strain layers for mechanical stress control to improve charge carrier mobility, and, more particularly, to an improved dual-strain layer that enhances carrier mobility in digital circuits and simultaneously minimizes variability in static random access memory (SRAM) arrays and/or analog field effect transistors (FETs) on the same substrate. 2. Description of the Related Art
- The mobility of the charge carriers through the channel region a metal oxide semiconductor field effect transistor (MOSFET) directly affects MOSFET performance. Specifically, carrier mobility affects the amount of current or charge which flows, e.g., as electrons or holes, in the MOSFET channel region. Reduced carrier mobility can reduce the switching speed of a given transistor. Reduced carrier mobility can also reduce the differences between the on and off states and can, therefore, increase susceptibility to noise. Various techniques have been used to improve the charge carrier mobility in such devices. For example, mechanical stress control of the channel regions can be used to enhance hole mobility p-type MOSTFETs (p-FETs) and electron mobility n-type MOSFETs (n-FETs). Specifically, forming a compressive film over a p-FET structure causes a tensile stress in the p-FET channel region and, thus, enhances hole mobility to optimize p-FET performance. Alternatively, forming a tensile film over an n-FET structure causes a compressive stress in the n-FET channel region and, thus, enhances electron mobility to optimize p-FET performance. Thus, state-of-the-art complementary MOSFET (CMOS) devices and other semiconductor structures in which both n-FETs and p-FETs are formed on the same chip often incorporate a dual-strain nitride layer to enhance mobility in both the n-FETs and the p-FETs. Such a dual-strain nitride layer is a nitride layer that has tensile strain regions and compressive strain regions positioned over the n-FETs and the p-FETs, respectively, in order to simultaneously enhance carrier mobility in the channel regions of each of the FETs.
- Various masking and physical overlay processes can be used to place the different strain regions and, thus, to form the dual-strain nitride layer such that the boundaries between the different strain regions fall between the n-FETs and p-FETs. However, since a physical overlay is involved in the placement of the different strain regions, there can be significant variability in the nFET and pFET resultant strains depending on the proximity of the individual FETs to this boundary. As a result, there can be an increased variability in the transconductance of such transistors. While this increased transconductance variability may not significantly affect digital logic performance, it can lead to a decrease static random access memory (SRAM) cell stability and performance. Such transconductance variability can also negatively affect the stability and performance of analog FETs. Thus, there is a need for a semiconductor structure that balances carrier mobility enhancement with transconductance variability in order to optimize device stability and performance.
- In view of the foregoing, disclosed is a semiconductor structure that comprises a first device and a second device on a substrate. The first device can comprise a digital circuit such as, a digital complementary metal oxide semiconductor (CMOS) device. Specifically, the first device can comprise at least one digital logic n-type transistor (i.e., a first n-type transistor) and at least one digital logic p-type transistor (i.e., a first p-type transistor). In one embodiment of the structure the second device can comprise a static random access memory (SRAM) cell. Specifically, this second device can comprise at least one n-type transistor (i.e., a second n-type transistor) and at least one p-type transistor (i.e., a second p-type transistor). In another embodiment of the structure the second device can comprise an analog device, such as an n-type analog field effect transistor (FET) or a p-type analog FET. Another embodiment of the structure can comprise the first device and multiple second devices, including both an SRAM cell and an analog device, as described above.
- Additionally, the semiconductor structure of the invention can comprise a dual-strain layer (e.g., a dual-strain nitride layer) over both the first device and the second device. Specifically, the dual-strain layer can comprise a first tensile section over the first n-type transistor of the first device, a compressive section over the first p-type transistor of the first device and an additional tensile section over the second device. The additional tensile section over the second device can further comprise a relaxed region. Specifically, the additional tensile section can comprise a germanium or arsenic ion-implantation region that relaxes the strain in a predefined area above the second device so as to minimize transconductance variability.
- Also disclosed are embodiments of a method of forming the semiconductor structure discussed above. The method comprises forming a first device and a second device on a substrate. Forming the first device comprises forming a device (e.g., a digital circuit) that comprises an n-type transistor (i.e., a first n-type transistor) and a p-type transistor (i.e., a first p-type transistor). In one embodiment of the method, forming of the second device comprises forming a device (e.g., an SRAM cell) that comprises at least one n-type transistor (i.e., a second n-type transistor) and at least one p-type transistor (i.e., a second p-type transistor). In another embodiment of the method, forming of the second device comprises forming an analog device (e.g., an analog n-FET or an analog p-FET). In another embodiment of the method, forming the second device further comprises forming multiple second devices including both an SRAM cell and an analog device, as described above.
- A dual-strain layer is formed over both the first device and the second device. Specifically, a first tensile section of the dual-strain layer is formed over a first n-type transistor of the first device, a compressive section is formed over a first p-type transistor of the first device and an additional tensile section is formed over the second device(s).
- Then, a region of the additional tensile section above the second device is relaxed. This can be accomplished by first forming a mask over the dual-strain layer such that a predefined area of the additional tensile section above the second device is exposed. For example, if the second device is an SRAM cell, a predefined area of the additional tensile section above the p-type transistor of the SRAM cell (i.e., the second p-type transistor) can be exposed. If the second device is either an analog p-FET or analog n-FET a predefined area of the additional tensile section above the analog FET can be exposed. This predefined area is relaxed by performing an ion implantation process using, for example, germanium, arsenic, or any other suitable noble gas implant.
- These and other aspects of the embodiments of the invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following descriptions, while indicating exemplary embodiments of the invention and numerous specific details thereof, are given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the embodiments of the invention without departing from the spirit thereof, and the embodiments of the invention include all such modifications.
- The embodiments of the invention will be better understood from the following detailed description with reference to the drawings, in which:
-
FIG. 1 is a schematic diagram illustrating an embodiment of a semiconductor structure of the invention; -
FIG. 2 is a schematic flow diagram illustrating an embodiment of the method of the invention; -
FIG. 3 is a schematic diagram illustrating a partially completed structure of the invention; -
FIG. 4 is a schematic diagram illustrating a partially completed structure of the invention; -
FIG. 5 is a schematic diagram illustrating a partially completed structure of the invention; and -
FIG. 6 is a schematic diagram illustrating a partially completed structure of the invention. - The embodiments of the invention and the various features and advantageous details thereof are explained more fully with reference to the non-limiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the embodiments of the invention. The examples used herein are intended merely to facilitate an understanding of ways in which the embodiments of the invention may be practiced and to further enable those of skill in the art to practice the embodiments of the invention. Accordingly, the examples should not be construed as limiting the scope of the embodiments of the invention.
- As mentioned above and referring to
digital logic 100 ofFIG. 1 , current state-of-the-art complementary MOSFET (CMOS) devices and other semiconductor structures, in which both n-FETs 111 and p-FETs 112 are formed on the same chip (i.e., substrate 101), often incorporate a dual-strain nitride layer 150 to enhance mobility in both the n-FETs 111 and the p-FETs 112. Such a dual-strain nitride layer 150 is a nitride layer that hastensile strain regions 151 andcompressive strain regions 152 positioned over the n-FETs 111 and the p-FETs 112, respectively, in order to simultaneously enhance carrier mobility in the channel regions of each of theFETs - Various masking and physical overlay processes can be used to place the
different strain regions strain nitride layer 150 such that theboundaries 160 between thedifferent strain regions FETs 111 and p-FETs 112. However, since a physical overlay is involved in the placement of thedifferent strain regions nFET 111 andpFET 112 resultant strains depending on the proximity of theindividual FETs boundary 160. As a result, there can be an increased variability in the transconductance of such transistors. While this increased transconductance variability may not significantly affectdigital logic 100 performance, it can lead to a decrease static random access memory (SRAM) cell stability and performance. Such transconductance variability can also negatively affect the stability and performance of both analog n-FETs and p-FETs. - In view of the foregoing, disclosed below is a low-cost solution with good performance and stability trade-offs for digital circuits and SRAM cells and/or analog FETs on the same chip. Specifically, a dual-strain layer is formed over digital circuits and other devices on a chip. The dual-strain layer comprises tensile sections above digital logic n-type transistors, compressive sections above digital logic p-type transistors and additional tensile sections above SRAM cells and/or analog FETs. An amorphization ion-implant is performed to relax the strain over SRAM cell p-FETs and, thereby, eliminate variability and avoid p-FET performance degradation in the SRAM cells. Additionally, this ion-implant can relax the strain above both analog p-FETs and n-FETs and, thereby, eliminate variability and the coupling of the logic device process to the analog FETs and provide more predictable and well-controlled analog FETs.
- More particularly, referring to
FIG. 1 , disclosed is asemiconductor structure 1 that comprises afirst device 100 and at least one second device (e.g., 200 and/or 300) on a substrate. Thefirst device 100 can comprise a digital circuit such as, a digital complementary metal oxide semiconductor (CMOS) device. Specifically, thefirst device 100 can comprise at least one n-type transistor (i.e., a first n-type transistor 111) and at least one p-type transistor (i.e., a first p-type transistor 112). In one embodiment of thestructure 1 the second device can comprise a static random access memory (SRAM)cell 200. Specifically, this second device can comprise at least one n-type transistor (i.e., a second n-type transistor 211) and at least one p-type transistor (i.e., a second p-type transistor 212). In another embodiment of thestructure 1 the second device can comprise ananalog device 300, such as an n-type analog field effect transistor (FET) or a p-type analog FET. Another embodiment of thestructure 1 can comprise thefirst device 100 and multiple second devices, including both anSRAM cell 200 and ananalog device 300, as described above. - Additionally, the
semiconductor structure 1 of the invention can comprise a dual-strain layer 150 (e.g., a dual-strain nitride layer) over both thefirst device 100 and the second device(s) (e.g.,SRAM 200 and/or analog device 300). The dual-strain layer 150 can comprise a firsttensile section 151 over the first n-type transistor 111 of thefirst device 100, acompressive section 152 over the first p-type transistor 112 of thefirst device 100 and an additional tensile section over the second device. Specifically, thedual strain layer 150 may comprise an additionaltensile section 251 overSRAM cell 200 and/or an additionaltensile section 351 overanalog FET 300. This additionaltensile section relaxed region 275 ofsection 251 ofSRAM cell 200 and/orrelaxed region 375 ofsection 351 of analog FET 300). Specifically, the additional tensile section can comprise a germanium or arsenic ion-implantation region that relaxes the strain in a predefined area above the second device (e.g.,predefined area 270 ofsection 251 above theSRAM cell 200, orpredefined area 370 ofsection 351 above the analog FET 300) so as to minimize transconductance variability. - More particularly, if the second device comprises an
SRAM cell 200, arelaxed region 275 is incorporated into apredefined area 270 of the additionaltensile section 251 of the dual-strain layer 150 above the second p-type transistor 212. The proximity of the second p-type 212 and n-type 211 transistors to theboundary 260 surrounding therelaxed region 275 is much less critical than it would be if a compressive section of the dual-strain layer was placed above the second p-type transistor 212 instead. Specifically, the proximity is not as critical because there is only a single overlay (e.g., an ion-implantation (I/I) mask only) required in the formation process and because the length scale of therelaxed region 275 can be much smaller than the length of a compressive section. Thus, this embodiment of the invention provides asemiconductor structure 1 having both adigital logic 100 and anSRAM cell 200. A ion-implant inducedrelaxed region 275 of the dual-strain nitride layer above the p-type transistor 212 of theSRAM cell 200 ensures that the p-type transistor is of normal strength (i.e., has optimal carrier mobility). Additionally, both the p-type 212 and n-type 211 transistors of theSRAM cell 200 do not have added variability which could lead to decreasedcell 200 stability and performance. - Similarly, if the second device comprises either an analog n-FET or an analog p-
FET 300, then therelaxed region 375 of the additionaltensile section 351 of the dual-strain layer 150 is incorporated into apredefined area 370 above either type ofanalog FET 300. Although previously only the tensile film above a p-FET would have been relaxed in order to enhance carrier mobility, the present invention balances the need for a stable analog device 300 (i.e., a device with minimal transconductance variability, threshold voltage variability, ion variability, etc.) with possible carrier mobility degradation. Thus, this embodiment of the invention provides asemiconductor structure 1 having both adigital logic 100 and ananalog device 300. It further eliminates variability and the coupling of thelogic device 100 process to theanalog FET 300 and, thereby, provides a more predictable and well-controlled analog device 300 (albeit an analog FET with potentially degraded carrier mobility). - Referring to
FIG. 2 , also disclosed are embodiments of a method of forming the semiconductor structure discussed above. The method comprises forming afirst device 100 and a second device (e.g.,second device 200 and/or second device 300) on a substrate 101 (10, seeFIG. 3 ). Forming thefirst device 100 comprises forming a device (e.g., a digital circuit) that comprises an n-type transistor (i.e., a first n-type transistor 111) and a p-type transistor (i.e., a first p-type transistor 112) (12). In one embodiment of the method, forming of the second device comprises forming a device (e.g., an SRAM cell 200) that comprises at least one n-type transistor (i.e., a second n-type transistor 211) and at least one p-type transistor (i.e., a second p-type transistor 212) (14). In another embodiment of the method, forming of the second device comprises forming an analog device 300 (e.g., an analog n-FET or an analog p-FET) (16). In another embodiment of the method, forming the second device further comprises forming multiple second devices including both anSRAM cell 200 and ananalog device 300, as described above (14-16). - A dual-
strain layer 150 is formed over both thefirst device 100 and the second device(s) 200 and/or 300 (20). Specifically, a firsttensile section 151 of the dual-strain layer 150 is formed over a first n-type transistor 111 of thefirst device 100, acompressive section 152 is formed over a first p-type transistor 112 of thefirst device 100 and an additional tensile section is formed over the second device(s) (e.g., see additionaltensile section 251 overSRAM cell 200 and additionaltensile section 351 over analog FET 300) (22-26, seeFIGS. 4-5 ). Conventional masking and overlaying techniques may be used to form this dual-strain layer 150. - Then, a region of the additional tensile section above the second device is relaxed so as to minimize transconductance variability in the second device (30, see
FIG. 6 ). This can be accomplished by first forming amask 80 over the dual-strain layer 150 such that a predefined area of the additional tensile section above the second device is exposed (32). Themask 80 can be formed by depositing a suitable mask material and lithographically patterning the mask material to expose the predefined areas. More particularly, if the second device is anSRAM cell 200, apredefined area 270 of the additionaltensile section 251 above the p-type transistor 212 of the SRAM cell 200 (i.e., the second p-type transistor) can be exposed by themask 80. If the second device is either an analog p-FET or analog n-FET 300 apredefined area 370 of the additionaltensile section 351 above theanalog FET 300 can be exposed by themask 80. Thepredefined areas 270 and/or 370 can be relaxed by performing an amorphization ion implantation process of approximately 1×1014 cm2 using, for example, germanium, arsenic, or any other suitable noble gas implant 90 (34). - Therefore, disclosed above is a low-cost solution with good performance and stability trade-offs for digital circuits and SRAM cells and/or analog FETs on the same chip. Specifically, a dual-strain layer is formed over digital circuits and other devices on a chip. The dual-strain layer comprises tensile sections above digital logic n-type transistors, compressive sections above digital logic p-type transistors and additional tensile sections above SRAM cells and/or analog FETs. An amorphization ion-implant is performed to relax the strain over SRAM cell p-FETs and, thereby, eliminate variability and avoid p-FET performance degradation in SRAM cells. Additionally, this ion-implant can relax the strain above both analog p-FETs and n-FETs and, thereby, eliminate variability and the coupling of the logic device process to the analog FETs and provide more predictable and well-controlled analog FETs.
- The foregoing description of the specific embodiments will so fully reveal the general nature of the invention that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Therefore, while the invention has been described in terms of embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/275,492 US7518193B2 (en) | 2006-01-10 | 2006-01-10 | SRAM array and analog FET with dual-strain layers comprising relaxed regions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/275,492 US7518193B2 (en) | 2006-01-10 | 2006-01-10 | SRAM array and analog FET with dual-strain layers comprising relaxed regions |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070158752A1 true US20070158752A1 (en) | 2007-07-12 |
US7518193B2 US7518193B2 (en) | 2009-04-14 |
Family
ID=38353688
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/275,492 Expired - Fee Related US7518193B2 (en) | 2006-01-10 | 2006-01-10 | SRAM array and analog FET with dual-strain layers comprising relaxed regions |
Country Status (1)
Country | Link |
---|---|
US (1) | US7518193B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060281272A1 (en) * | 2004-01-16 | 2006-12-14 | International Business Machines Corporation | Method and apparatus for increase strain effect in a transistor channel |
US20110156156A1 (en) * | 2006-04-07 | 2011-06-30 | United Microelectronics Corp. | Semiconductor device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1684246B (en) | 2004-03-30 | 2010-05-12 | 三星电子株式会社 | Low noise and high performance circuit and manufacturing method thereof |
US7585720B2 (en) * | 2006-07-05 | 2009-09-08 | Toshiba America Electronic Components, Inc. | Dual stress liner device and method |
US9601385B1 (en) | 2016-01-27 | 2017-03-21 | International Business Machines Corporation | Method of making a dual strained channel semiconductor device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6492216B1 (en) * | 2002-02-07 | 2002-12-10 | Taiwan Semiconductor Manufacturing Company | Method of forming a transistor with a strained channel |
US20030040158A1 (en) * | 2001-08-21 | 2003-02-27 | Nec Corporation | Semiconductor device and method of fabricating the same |
US6573172B1 (en) * | 2002-09-16 | 2003-06-03 | Advanced Micro Devices, Inc. | Methods for improving carrier mobility of PMOS and NMOS devices |
US20040203243A1 (en) * | 1999-12-10 | 2004-10-14 | Keller David J. | Polysilicon etch useful during the manufacture of a semiconductor device |
US20050170594A1 (en) * | 2003-03-04 | 2005-08-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained-channel transistor structure with lattice-mismatched zone and fabrication method thereof |
US20050186722A1 (en) * | 2004-02-25 | 2005-08-25 | Kuan-Lun Cheng | Method and structure for CMOS device with stress relaxed by ion implantation of carbon or oxygen containing ions |
US6939814B2 (en) * | 2003-10-30 | 2005-09-06 | International Business Machines Corporation | Increasing carrier mobility in NFET and PFET transistors on a common wafer |
US20050218455A1 (en) * | 2004-03-30 | 2005-10-06 | Samsung Electronics Co., Ltd. | Low noise and high performance LSI device, layout and manufacturing method |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7022561B2 (en) | 2002-12-02 | 2006-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS device |
DE10261307B4 (en) | 2002-12-27 | 2010-11-11 | Advanced Micro Devices, Inc., Sunnyvale | Method for producing a voltage surface layer in a semiconductor element |
US6963078B2 (en) | 2003-03-15 | 2005-11-08 | International Business Machines Corporation | Dual strain-state SiGe layers for microelectronics |
US6882025B2 (en) | 2003-04-25 | 2005-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained-channel transistor and methods of manufacture |
US6891192B2 (en) | 2003-08-04 | 2005-05-10 | International Business Machines Corporation | Structure and method of making strained semiconductor CMOS transistors having lattice-mismatched semiconductor regions underlying source and drain regions |
JP2005142431A (en) | 2003-11-07 | 2005-06-02 | Toshiba Corp | Semiconductor device and its manufacturing method |
US7019326B2 (en) | 2003-11-14 | 2006-03-28 | Intel Corporation | Transistor with strain-inducing structure in channel |
US20050136583A1 (en) | 2003-12-23 | 2005-06-23 | Taiwan Semiconductor Manufacturing Co. | Advanced strained-channel technique to improve CMOS performance |
-
2006
- 2006-01-10 US US11/275,492 patent/US7518193B2/en not_active Expired - Fee Related
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040203243A1 (en) * | 1999-12-10 | 2004-10-14 | Keller David J. | Polysilicon etch useful during the manufacture of a semiconductor device |
US20030040158A1 (en) * | 2001-08-21 | 2003-02-27 | Nec Corporation | Semiconductor device and method of fabricating the same |
US6492216B1 (en) * | 2002-02-07 | 2002-12-10 | Taiwan Semiconductor Manufacturing Company | Method of forming a transistor with a strained channel |
US6573172B1 (en) * | 2002-09-16 | 2003-06-03 | Advanced Micro Devices, Inc. | Methods for improving carrier mobility of PMOS and NMOS devices |
US20050170594A1 (en) * | 2003-03-04 | 2005-08-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained-channel transistor structure with lattice-mismatched zone and fabrication method thereof |
US6939814B2 (en) * | 2003-10-30 | 2005-09-06 | International Business Machines Corporation | Increasing carrier mobility in NFET and PFET transistors on a common wafer |
US20050186722A1 (en) * | 2004-02-25 | 2005-08-25 | Kuan-Lun Cheng | Method and structure for CMOS device with stress relaxed by ion implantation of carbon or oxygen containing ions |
US20050218455A1 (en) * | 2004-03-30 | 2005-10-06 | Samsung Electronics Co., Ltd. | Low noise and high performance LSI device, layout and manufacturing method |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060281272A1 (en) * | 2004-01-16 | 2006-12-14 | International Business Machines Corporation | Method and apparatus for increase strain effect in a transistor channel |
US20060286786A1 (en) * | 2004-01-16 | 2006-12-21 | International Business Machines Corporation | Method and apparatus for increase strain effect in a transistor channel |
US7462915B2 (en) * | 2004-01-16 | 2008-12-09 | International Business Machines Corporation | Method and apparatus for increase strain effect in a transistor channel |
US7790558B2 (en) | 2004-01-16 | 2010-09-07 | International Business Machines Corporation | Method and apparatus for increase strain effect in a transistor channel |
US20110156156A1 (en) * | 2006-04-07 | 2011-06-30 | United Microelectronics Corp. | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US7518193B2 (en) | 2009-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7279746B2 (en) | High performance CMOS device structures and method of manufacture | |
JP2734962B2 (en) | Thin film transistor and method of manufacturing the same | |
US7750416B2 (en) | Modifying work function in PMOS devices by counter-doping | |
US4786611A (en) | Adjusting threshold voltages by diffusion through refractory metal silicides | |
US7834358B2 (en) | Semiconductor LSI circuit and a method for fabricating the semiconductor LSI circuit | |
US9806193B2 (en) | Stress in trigate devices using complimentary gate fill materials | |
US7781277B2 (en) | Selective uniaxial stress relaxation by layout optimization in strained silicon on insulator integrated circuit | |
JP2009246362A (en) | Inverter and logic circuit including the same | |
US7932563B2 (en) | Techniques for improving transistor-to-transistor stress uniformity | |
US20090095981A1 (en) | Complementary metal oxide semiconductor device and method of manufacturing the same | |
US8598663B2 (en) | Semiconductor structure having NFET and PFET formed in SOI substrate with underlapped extensions | |
US8558290B2 (en) | Semiconductor device with dual metal silicide regions and methods of making same | |
US7518193B2 (en) | SRAM array and analog FET with dual-strain layers comprising relaxed regions | |
US20090189198A1 (en) | Structures of sram bit cells | |
US20070102779A1 (en) | Differential mechanical stress-producing regions for integrated circuit field effect transistors | |
US20080290414A1 (en) | Integrating strain engineering to maximize system-on-a-chip performance | |
JP2001044426A (en) | P-channel mos transistor and manufacturing method for semiconductor device | |
US20060033159A1 (en) | Semiconductor integrated circuit device | |
JPH04257267A (en) | Manufacture of soi-structured semiconductor device | |
JPH1032262A (en) | Manufacture of cmos device | |
JPH0955437A (en) | Semiconductor device and its manufacturing method | |
JPH01122154A (en) | Semiconductor device | |
JPH0715013A (en) | Semiconductor device and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDERSON, BRENT A.;NOWAK, EDWARD J.;REEL/FRAME:016993/0584 Effective date: 20060109 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210414 |