US20070127172A1 - On demand circuit function execution employing optical sensing - Google Patents
On demand circuit function execution employing optical sensing Download PDFInfo
- Publication number
- US20070127172A1 US20070127172A1 US11/275,058 US27505805A US2007127172A1 US 20070127172 A1 US20070127172 A1 US 20070127172A1 US 27505805 A US27505805 A US 27505805A US 2007127172 A1 US2007127172 A1 US 2007127172A1
- Authority
- US
- United States
- Prior art keywords
- photodiode
- integrated circuit
- activation
- electrical device
- electrical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003287 optical effect Effects 0.000 title description 8
- 238000000034 method Methods 0.000 claims abstract description 21
- 230000004913 activation Effects 0.000 claims abstract description 15
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 239000004065 semiconductor Substances 0.000 claims description 4
- 230000003213 activating effect Effects 0.000 claims 5
- 238000001914 filtration Methods 0.000 claims 1
- 230000008439 repair process Effects 0.000 abstract description 5
- 230000006870 function Effects 0.000 description 14
- 238000005286 illumination Methods 0.000 description 11
- 238000001514 detection method Methods 0.000 description 9
- 102100022804 BTB/POZ domain-containing protein KCTD12 Human genes 0.000 description 8
- 101000974804 Homo sapiens BTB/POZ domain-containing protein KCTD12 Proteins 0.000 description 8
- 239000002019 doping agent Substances 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- -1 arsenic ions Chemical class 0.000 description 2
- 238000007664 blowing Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- VIKNJXKGJWUCNN-XGXHKTLJSA-N norethisterone Chemical compound O=C1CC[C@@H]2[C@H]3CC[C@](C)([C@](CC4)(O)C#C)[C@@H]4[C@@H]3CCC2=C1 VIKNJXKGJWUCNN-XGXHKTLJSA-N 0.000 description 2
- 238000012634 optical imaging Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 206010034972 Photosensitivity reaction Diseases 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000036211 photosensitivity Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention generally relates to integrated circuits, and more particularly to executing an electrical function, such as a fusing operation, in an integrated circuit and to a method of manufacture thereof.
- Fuses and antifuses are programmable electronic devices that are used in a variety of circuit applications.
- a fuse is normally closed, and when blown or programmed results in an “open” or increase in resistance.
- An antifuse is similar to a fuse in that it is programmable. However, an antifuse is normally open, having a capacitor-like structure. When an antifuse is blown or programmed, this results in a short, or decreased resistance.
- fuses and antifuses There are many applications for fuses and antifuses.
- One particular application in integrated circuits is to improve yields using redundancy. By providing, for example, redundant memory cells on memory chips, the circuits or modules that are defective or not needed may be eliminated from circuit operation, thus improving the yield. This may be accomplished by programming fuses or antifuses to alter, disconnect or bypass active cells or circuits and allow redundant memory cells to be used in place of cells that are not functional. Similarly, information may be rerouted using fuses and/or antifuses.
- fuses and antifuses are for customizing integrated circuits (IC's) after production.
- One IC configuration may be used for multiple applications by programming the fuses and/or antifuses (e.g., by blowing or rupturing selected fuses and antifuses) to deactivate and select circuit paths.
- a single integrated circuit design may be economically manufactured and adapted for a variety of custom uses.
- Fuses and antifuses may also be used to program chip identification (ID) after an integrated circuit is produced.
- ID chip identification
- a series of ones and zeros can be programmed in to identify the IC so that a user will know its programming and device characteristics, as examples.
- fuses or fusible links are incorporated into an integrated circuit design, and then these fuses or fusible links are selectively programmed, e.g., blown or ruptured, by passing an electrical current of sufficient magnitude through the selected fuses to cause them to melt and break the connection.
- the enhancement of yield and reliability can be done by incorporating the features of the technology regarding optical detection.
- One specific example pertaining to optical imaging technologies is the extensive use of capacitors for charge integration. These capacitors, with large amount could have an effect on yield and reliability and thus having redundant capacitor circuits that could be implemented to hardware before shipment to customers, and providing repair during usage would be very beneficial.
- Such implementation of redundant elements for both yield and reliability normally requires additional pins at the package level where programming, to execute implementation of repair, could be performed at the package level. In many applications and designs, it is not convenient or possible to have additional pins at the package level for such implementation.
- An object of this invention is to improve executable electrical functions, such as fusing operations, used in integrated circuits.
- Another object of the invention is to execute functions, by simple commands, for yield/performance or reliability in integrated circuits using optical sensor technology.
- a further object of the present invention is to execute an electrical function, such as a fusing operation, in an integrated circuit by activation through a chip-embedded photodiode through spectrally selected external light activation.
- Another object of this invention is to provide an integrated circuit, and a method of fabricating an integrated circuit, having a chip-embedded photodiode for executing electrical functions by spectrally selected external light activation of said photodiode.
- a method of executing an electrical function such as a fusing operation, by activation through a chip embedded photodiode through spectrally selected external light activation, and corresponding structure and circuit.
- the present invention is based on having incident light with specific intensity/wave length characteristics, in conjunction with additional circuit elements to an integrated circuit, perform the implementation of repairs, i.e., replacing failing circuit elements with redundant ones for yield and/or reliability. No additional pins on the package are necessary.
- FIG. 1 is a cross-sectional view of an integrated circuit having optical sensor mask levels.
- FIG. 2 is a circuit diagram showing an optically activated electronic fuse.
- FIG. 3 is a timing diagram showing how various voltages change over time in the operation of the circuit of FIG. 2 .
- FIG. 4 is a graph showing photodiode voltage decay over time.
- FIG. 5 is a graph showing the amount of time for a photodiode to reach a detection or threshold level as a function of the illumination level of the photodiode.
- FIG. 6 is a circuit diagram illustrating how the present invention may be used for a multiple fuse application.
- FIG. 7 is a schematic of an I/O circuit with diode based ESD protection. This ESD protection device can be disconnected from input pad by the fusing operation.
- FIG. 1 shows a cross-section of the process levels of an integrated circuit 10 associated with executing the functions of the preferred embodiment of this invention.
- integrated circuit 10 may include conventional processing levels, with a photodiode N 1 formed with N+ impurities in a p-epi region 12 of P+ substrate 14 .
- the following process levels are conventional with integrated circuit processing comprising of a PSG (Phospho silicate glass) 16 , interlevel dielectric layers (ILD) 20 , 22 , 24 , and metal levels: M 1 , M 2 , and M 3 .
- PSG Phospho silicate glass
- ILD interlevel dielectric layers
- the upper process layers comprise final passivation layers 26 , 30 of oxide and nitride followed by a color filter level 32 , then a planarization layer 34 and micro lenses 36 .
- a red color filter is chosen, so that it is sensitive only to red color which is employed for executing the fuse operation, explained in more detail below.
- the preferred circuit used in the present invention would not be sensitive to normal light present.
- Structure 10 may be made in any suitable way.
- Lower substrate 14 may be made of any suitable material, and for example, this substrate may be a bulk silicon substrate.
- Layer 26 is preferably comprised of an oxide material, and is deposited in any suitable way.
- Semiconductor region 12 may be formed by providing a suitable substrate, and then implanting P-type dopants to form the P-epi layer and implanting N-type dopants to form photodiode N 1 .
- Any suitable dopants may be used to form the N- and P-regions; and for example, the N-type dopants may be phosphorous or arsenic ions, and the P-type dopants may be boron ions.
- any suitable masking technique or other suitable targeted ion implantation process may be used to implant the N and P type dopants in the desired areas of region 12 .
- FIG. 2 shows the photo diode diffusion N 1 with a preferred circuitry associated with executing the functions of this invention.
- the photo diode N 1 will have incident light on it designed for execution of, for example, a fuse operation.
- the transistor NFET 1 performs the reset function for the photo diode. As the reset input (RST) is high, NFET 1 is turned “ON” and N 1 is charged to voltage Vdd. When RST goes low, the voltage on diffusion N 1 begins to decay with time according to the generation-recombination process in the vicinity of N 1 and the amount of incident light.
- FIG. 2 does not show details of how the fusing operation replaces bad circuit elements by good ones, or how the ESD protection device is disconnected from input pad once the packaged chip is placed in the system. These details are well known and understood in the art.
- the reset signal for the photo diode N 1 , RST has a width of WRST and a period of TRS.
- RST may be generated in any suitable way.
- RST may be generated from a pixel clock, which is a type of clock that many integrated chips have for performing normal pixel functions of the chips, and which normally will have a higher frequency than RST.
- C(V) is the junction capacitance of N 1
- lgr is the generation-recombination current associated with the depletion layer of N 1
- IP is the photo current.
- the voltage Vg at the other diffusion of PFET 1 has the same frequency as Vd 2 , but displaced from Vd 2 by the time TDT, and with a pulse width of TP.
- the width TP is preferably sufficient for performing the fusing operation through the transistor NFET 2 , where the current I F , supplied by Vd 1 (programming bias) is supposed to flow for a duration of TP.
- junction capacitance C(V) is given by: C ( V ) ⁇ APD ⁇ ( Q ⁇ a ⁇ SI 2 /12) 1/3 ⁇ V ( t ) ⁇ 1/3 (2)
- APD is the area of the photo diode N 1
- Q is the electron charge which is 1.6021 ⁇ 10 ⁇ 19 Coulomb
- a is the net doping gradient at the junction of N 1
- ⁇ Sl is the permittivity of silicon which is 1.0448 ⁇ 10 ⁇ 10 Farad/m.
- N 1 is the intrinsic carrier concentration which is equal to 1.6 ⁇ 10 16 /m 3 at room temperature of 27° C.
- T is the effective lifetime in the space-charge region
- W is the space-charge width, which is given by: W ⁇ [ 12 ⁇ Sl /( Q ⁇ a )] 1/3 ⁇ V ( t ) 1/3 (4)
- the photo current IP is given by: IP ⁇ I ⁇ APD ⁇ H (5)
- I is the photosensitivity for the p-n structure
- H is the illumination level in ft.cd.
- FIG. 4 shows the solution of equation ( 6 ) for the voltage V(t) across the photo diode N 1 as function of time with the illumination level H as parameter, for the case where the initial voltage Vdd across N 1 is 2.5 V.
- FIG. 5 shows TDT versus illumination level with the initial voltage as a parameter, for the case where the detection level VDT is 0.5 V. TDT, as given above is the time for VPD to reach the detection level VDT which is one threshold voltage of PFET 1 , below voltage Vd 2 .
- FIG. 5 shows that the detection time TDT could reach close to a second or more for very low illumination levels. And as expected, TDT decreases as the initial voltage Vdd decreases.
- the e-fuse associated with transistor NFET 2 in FIG. 2 may be any suitable or conventional e-fuse, and for example, may have the following operating conditions:
- the input voltage VRST to the gate (RST) of NFET 1 is higher than the threshold voltage of NFET 1 and is set at 3.3 V.
- the initial voltage Vdd could have values ranging from 0.7 V to 3.3 V, and the operating point is at 2.5 V.
- the detection level VDT, which VPD needs to reach to turn on PFET 1 is 0.5 V.
- Vd 2 1.0 V
- the voltage Vg at the gate of NFET 2 (V 1 ) is 1.0 V which is higher than the Vt of NFET 2 (0.5 V).
- TDT is about 1.4 ⁇ 10 ⁇ 3 seconds at an illumination level (H) of 10 ft.cd, and is about 10 ⁇ 4 seconds at an illumination level of 100 ft.cd.
- the illumination level of 10 ft.cd (H M ) considered to be the maximum background illumination that could be present, i.e. incident on the photo diode N 1 without triggering (executing) the fusing operation as given by this invention.
- An incident illumination level of 100 ft.cd (H 0 ) is the level required to execute the fuse operation as given by this art. Also to minimize the probability that the fuse operation may be accidentally executed due to background light, a filter, as shown at 40 in FIG. 1 , is chosen for placement above the photo diode N 1 , so that N 1 would be selective only to red light.
- QE is the quantum efficiency of the system which is typically about 0.35.
- the above conditions for the operation are satisfied with a width of 1.6 ⁇ 10 ⁇ 3 seconds for width Td 2 of signal Vd 2 .
- the period TRS of the signal RST is set at 1.8 m.seconds and the width WRST of signal RST is set at 0.01 milli seconds.
- Different operating conditions could be utilized using FIGS. 4 and 5 .
- FIG. 6 shows the application of the invention for the case where many fuses 62 , 64 , 66 could replace several defect elements for yield and reliability.
- a De-Multiplexer 68 is used to select a fuse, one at a time for replacing bad elements with redundant ones.
- FIG. 7 illustrates a second application of the present invention.
- This application is for disconnecting electrostatic discharge devices (ESDs) for high speed I/O's using optical means as described above.
- the high speed I/O's may be, for example, part of high performance circuitry, such as ASICs which are placed on the same chip as the optical sensor.
- the size of ESD diodes is determined based on achieving a low on-resistance and high failure current to safely discharge ESD pulse. Goals of ESD protection devices are:
- the solution of the present invention is to disconnect ESD diodes from I/O pad after packaging to eliminate impact to high speed I/O's. This can be achieved by using adequate number of e-fuses in ESD discharge path and blowing them out using optical means after packaging.
- the preferred embodiment of the invention has a number of important advantages. For instance, the invention may be used effectively to provide redundancy and/or field programming of electrical function without requiring additional pins on the integrated circuit package. Also, many existing integrated circuit designs include optical sensor technology, and the invention is very well suited for incorporation into such circuit designs.
Abstract
Description
- 1. Field of the Invention
- This invention generally relates to integrated circuits, and more particularly to executing an electrical function, such as a fusing operation, in an integrated circuit and to a method of manufacture thereof.
- 2. Background Art
- Fuses and antifuses are programmable electronic devices that are used in a variety of circuit applications. A fuse is normally closed, and when blown or programmed results in an “open” or increase in resistance. An antifuse is similar to a fuse in that it is programmable. However, an antifuse is normally open, having a capacitor-like structure. When an antifuse is blown or programmed, this results in a short, or decreased resistance.
- There are many applications for fuses and antifuses. One particular application in integrated circuits is to improve yields using redundancy. By providing, for example, redundant memory cells on memory chips, the circuits or modules that are defective or not needed may be eliminated from circuit operation, thus improving the yield. This may be accomplished by programming fuses or antifuses to alter, disconnect or bypass active cells or circuits and allow redundant memory cells to be used in place of cells that are not functional. Similarly, information may be rerouted using fuses and/or antifuses.
- Another exemplary application for fuses and antifuses is for customizing integrated circuits (IC's) after production. One IC configuration may be used for multiple applications by programming the fuses and/or antifuses (e.g., by blowing or rupturing selected fuses and antifuses) to deactivate and select circuit paths. Thus, a single integrated circuit design may be economically manufactured and adapted for a variety of custom uses.
- Fuses and antifuses may also be used to program chip identification (ID) after an integrated circuit is produced. A series of ones and zeros can be programmed in to identify the IC so that a user will know its programming and device characteristics, as examples.
- Typically, fuses or fusible links are incorporated into an integrated circuit design, and then these fuses or fusible links are selectively programmed, e.g., blown or ruptured, by passing an electrical current of sufficient magnitude through the selected fuses to cause them to melt and break the connection.
- It is thus desirable to enhance yield of integrated chips by including redundant elements that could replace some specific faulty circuits or components on the chip following testing after fabrication. It is also equally important to have the means to repair failing chips during normal field operation by replacing some failing parts of the chip with redundant elements, thus in effect improving overall reliability and serviceability.
- In technologies employing optical imaging sensors, the enhancement of yield and reliability can be done by incorporating the features of the technology regarding optical detection. One specific example pertaining to optical imaging technologies is the extensive use of capacitors for charge integration. These capacitors, with large amount could have an effect on yield and reliability and thus having redundant capacitor circuits that could be implemented to hardware before shipment to customers, and providing repair during usage would be very beneficial. Such implementation of redundant elements for both yield and reliability normally requires additional pins at the package level where programming, to execute implementation of repair, could be performed at the package level. In many applications and designs, it is not convenient or possible to have additional pins at the package level for such implementation.
- An object of this invention is to improve executable electrical functions, such as fusing operations, used in integrated circuits.
- Another object of the invention is to execute functions, by simple commands, for yield/performance or reliability in integrated circuits using optical sensor technology.
- A further object of the present invention is to execute an electrical function, such as a fusing operation, in an integrated circuit by activation through a chip-embedded photodiode through spectrally selected external light activation.
- Another object of this invention is to provide an integrated circuit, and a method of fabricating an integrated circuit, having a chip-embedded photodiode for executing electrical functions by spectrally selected external light activation of said photodiode.
- These and other objectives are attained with a method of executing an electrical function, such as a fusing operation, by activation through a chip embedded photodiode through spectrally selected external light activation, and corresponding structure and circuit. The present invention is based on having incident light with specific intensity/wave length characteristics, in conjunction with additional circuit elements to an integrated circuit, perform the implementation of repairs, i.e., replacing failing circuit elements with redundant ones for yield and/or reliability. No additional pins on the package are necessary.
- Further benefits and advantages of the invention will become apparent from a consideration of the following detailed description, given with reference to the accompanying drawings, which specify and show preferred embodiments of the invention.
-
FIG. 1 is a cross-sectional view of an integrated circuit having optical sensor mask levels. -
FIG. 2 is a circuit diagram showing an optically activated electronic fuse. -
FIG. 3 is a timing diagram showing how various voltages change over time in the operation of the circuit ofFIG. 2 . -
FIG. 4 is a graph showing photodiode voltage decay over time. -
FIG. 5 is a graph showing the amount of time for a photodiode to reach a detection or threshold level as a function of the illumination level of the photodiode. -
FIG. 6 is a circuit diagram illustrating how the present invention may be used for a multiple fuse application. -
FIG. 7 is a schematic of an I/O circuit with diode based ESD protection. This ESD protection device can be disconnected from input pad by the fusing operation. - The invention will now be described by reference to the accompanying figures. In these figures, various aspects of the structures have been shown and schematically represented in a simplified manner to more clearly describe and illustrate the invention. For example, the figures are not intended to be to scale. In addition, various aspects of the structures are illustrated as having particular shapes; however, as those skilled in the art will appreciate, the invention is not limited to constructions of any particular shape.
- As mentioned above, this invention generally relates to integrated circuits or semiconductor structures, and
FIG. 1 shows a cross-section of the process levels of an integratedcircuit 10 associated with executing the functions of the preferred embodiment of this invention. Generally, integratedcircuit 10 may include conventional processing levels, with a photodiode N1 formed with N+ impurities in a p-epi region 12 ofP+ substrate 14. The following process levels are conventional with integrated circuit processing comprising of a PSG (Phospho silicate glass) 16, interlevel dielectric layers (ILD) 20, 22, 24, and metal levels: M1, M2, and M3. The upper process layers comprisefinal passivation layers color filter level 32, then aplanarization layer 34 andmicro lenses 36. For executing the functions of this invention, a red color filter is chosen, so that it is sensitive only to red color which is employed for executing the fuse operation, explained in more detail below. Thus when the fuse operation is not executed, the preferred circuit used in the present invention would not be sensitive to normal light present. -
Structure 10 may be made in any suitable way.Lower substrate 14 may be made of any suitable material, and for example, this substrate may be a bulk silicon substrate.Layer 26, as mentioned above, is preferably comprised of an oxide material, and is deposited in any suitable way.Semiconductor region 12 may be formed by providing a suitable substrate, and then implanting P-type dopants to form the P-epi layer and implanting N-type dopants to form photodiode N1. Any suitable dopants may be used to form the N- and P-regions; and for example, the N-type dopants may be phosphorous or arsenic ions, and the P-type dopants may be boron ions. Also, any suitable masking technique or other suitable targeted ion implantation process may be used to implant the N and P type dopants in the desired areas ofregion 12. -
FIG. 2 shows the photo diode diffusion N1 with a preferred circuitry associated with executing the functions of this invention. The photo diode N1 will have incident light on it designed for execution of, for example, a fuse operation. The transistor NFET1 performs the reset function for the photo diode. As the reset input (RST) is high, NFET1 is turned “ON” and N1 is charged to voltage Vdd. When RST goes low, the voltage on diffusion N1 begins to decay with time according to the generation-recombination process in the vicinity of N1 and the amount of incident light. When the voltage across N1 (VPD) reaches the detection level, which is a threshold voltage below Vd2, the transistor PFET1 is turned “ON”, and the gate of transistor NFET2 (Vg) goes to Vd2, which is higher than the threshold voltage of transistor NFET2, and thus NFET2 will be “ON” and the fusing operation is performed at e-fuse. It should be noted that, for the sake of clarity,FIG. 2 does not show details of how the fusing operation replaces bad circuit elements by good ones, or how the ESD protection device is disconnected from input pad once the packaged chip is placed in the system. These details are well known and understood in the art. - The details of the timing diagrams for the fusing operation are shown in
FIG. 3 . The reset signal for the photo diode N1, RST, has a width of WRST and a period of TRS. RST may be generated in any suitable way. For example, RST may be generated from a pixel clock, which is a type of clock that many integrated chips have for performing normal pixel functions of the chips, and which normally will have a higher frequency than RST. - With reference to
FIGS. 2 and 3 , as RST is applied, N1 will be charged to voltage Vdd through NFET1, and when RST goes to zero, N1 begins to decay according to the following:
C(V)×dV(t)/dt=−(lgr+IP) (1) - Where C(V) is the junction capacitance of N1, V(t)=VPD, is the voltage across N1, lgr is the generation-recombination current associated with the depletion layer of N1, and IP is the photo current. When the voltage VPD reaches the detection limit which is a threshold voltage below Vd2, PFET1 is turned “ON”. The time required for PFET1 to conduct from the start of the fall of VPD is TDT. The voltage Vd2 connected to one side of PFET1 is a signal with the same frequency as RST but has a pulse width of Td2 and starts at the fall of RST. The voltage Vg at the other diffusion of PFET1 has the same frequency as Vd2, but displaced from Vd2 by the time TDT, and with a pulse width of TP. The width TP is preferably sufficient for performing the fusing operation through the transistor NFET2, where the current IF, supplied by Vd1 (programming bias) is supposed to flow for a duration of TP.
- The preferred operation of this invention will be discussed using a graded junction, where the junction capacitance C(V) is given by:
C(V)×APD×(Q×a×εSI 2/12)1/3 ×V(t)−1/3 (2) - APD is the area of the photo diode N1, Q is the electron charge which is 1.6021×10−19 Coulomb, a is the net doping gradient at the junction of N1, and εSl is the permittivity of silicon which is 1.0448×10−10 Farad/m. The current Igr is given by:
I gr =[APD×Q×N 1/(2×τ)]×W (3) - Where N1 is the intrinsic carrier concentration which is equal to 1.6×1016 /m3 at room temperature of 27° C., T is the effective lifetime in the space-charge region, and W is the space-charge width, which is given by:
W×[12×εSl/(Q×a)]1/3 ×V(t)1/3 (4) - The photo current IP is given by:
IP×I×APD×H (5) - Where I is the photosensitivity for the p-n structure, and H is the illumination level in ft.cd. For example, the following values are assigned:
-
- τ=1.6 μsec., a=3×1029 m−4, I=0.05 A/m2·fc, and
- APD=10 mil2=6.25×10−10 m2.
- Substituting with equations (2), (3), (4), and (5), into equation (1) yields the following differential equation:
{V(t)−2/3 ×[dV(t)/dt]}+{I×H×[12/(Q×a×εSI)1/3 ]×V(t −1/3 }+{[NI/(2τ)]×[144×Q(a 2 ×εSI)1/3]}=0 (6) - An explicit solution for equation (6) does not exist, but the equation is best solved by numerical techniques where the voltage V(t) is incremented in steps and the corresponding d(t) is calculated.
FIG. 4 shows the solution of equation (6) for the voltage V(t) across the photo diode N1 as function of time with the illumination level H as parameter, for the case where the initial voltage Vdd across N1 is 2.5 V.FIG. 5 shows TDT versus illumination level with the initial voltage as a parameter, for the case where the detection level VDT is 0.5 V. TDT, as given above is the time for VPD to reach the detection level VDT which is one threshold voltage of PFET1, below voltage Vd2. -
FIG. 5 shows that the detection time TDT could reach close to a second or more for very low illumination levels. And as expected, TDT decreases as the initial voltage Vdd decreases. - The e-fuse associated with transistor NFET2 in
FIG. 2 may be any suitable or conventional e-fuse, and for example, may have the following operating conditions: - Programming voltage Vd1: 3.3 V
- Programming NFET2 maximum current ION: 10 mA<ION<15 mA
- Programming Time TP: 0.2 milli seconds=<TP<1.5 ms
- The operation of the invention may be demonstrated, for example, with a value of TP=0.3 ms as an operating point. For the operating point, the input voltage VRST to the gate (RST) of NFET1 is higher than the threshold voltage of NFET1 and is set at 3.3 V. The initial voltage Vdd could have values ranging from 0.7 V to 3.3 V, and the operating point is at 2.5 V. The detection level VDT, which VPD needs to reach to turn on PFET1 is 0.5 V. Vd2 is set at 1.0 V (V2) which is a threshold voltage (Vt for PFET1==−0.5 V) above VDT. Also, with Vd2=1.0 V, the voltage Vg at the gate of NFET2 (V1) is 1.0 V which is higher than the Vt of NFET2 (0.5 V). From
FIG. 5 , at a detection level of 0.5 V, and an initial voltage of 2.5 V, TDT is about 1.4×10−3 seconds at an illumination level (H) of 10 ft.cd, and is about 10−4 seconds at an illumination level of 100 ft.cd. The illumination level of 10 ft.cd (HM) considered to be the maximum background illumination that could be present, i.e. incident on the photo diode N1 without triggering (executing) the fusing operation as given by this invention. An incident illumination level of 100 ft.cd (H0) is the level required to execute the fuse operation as given by this art. Also to minimize the probability that the fuse operation may be accidentally executed due to background light, a filter, as shown at 40 inFIG. 1 , is chosen for placement above the photo diode N1, so that N1 would be selective only to red light. - The execution of the fuse operation for yield enhancement (wafer level) or reliability (at package level), i.e. replacing bad elements with good redundant ones, may be executed employing a red light applied for 1 second with illumination level (Hε) at the photodiode N1 given by:
H ε =H 0 ×QE (7) - Where QE is the quantum efficiency of the system which is typically about 0.35.
- Referring to
FIG. 3 , the above conditions for the operation are satisfied with a width of 1.6×10−3 seconds for width Td2 of signal Vd2. The period TRS of the signal RST is set at 1.8 m.seconds and the width WRST of signal RST is set at 0.01 milli seconds. Different operating conditions could be utilized usingFIGS. 4 and 5 . -
FIG. 6 shows the application of the invention for the case wheremany fuses -
FIG. 7 illustrates a second application of the present invention. This application is for disconnecting electrostatic discharge devices (ESDs) for high speed I/O's using optical means as described above. The high speed I/O's may be, for example, part of high performance circuitry, such as ASICs which are placed on the same chip as the optical sensor. The size of ESD diodes is determined based on achieving a low on-resistance and high failure current to safely discharge ESD pulse. Goals of ESD protection devices are: - Keep I/O pad voltage (Vpad) below trigger voltage of driver (Vt1) of NFET/PFET driver; and
- Keep voltage at gate node (Vgate) below breakdown of gate oxide breakdown (Vox, bv) of receiver.
- But ESD diodes add significant capacitance to I/O pad and this adversely affects performance of high speed I/O's. The solution of the present invention is to disconnect ESD diodes from I/O pad after packaging to eliminate impact to high speed I/O's. This can be achieved by using adequate number of e-fuses in ESD discharge path and blowing them out using optical means after packaging.
- The preferred embodiment of the invention has a number of important advantages. For instance, the invention may be used effectively to provide redundancy and/or field programming of electrical function without requiring additional pins on the integrated circuit package. Also, many existing integrated circuit designs include optical sensor technology, and the invention is very well suited for incorporation into such circuit designs.
- While it is apparent that the invention herein disclosed is well calculated to fulfill the objects stated above, it will be appreciated that numerous modifications and embodiments may be devised by those skilled in the art and it is intended that the appended claims cover all such modifications and embodiments as fall within the true spirit and scope of the present invention.
Claims (18)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/275,058 US7659497B2 (en) | 2005-12-06 | 2005-12-06 | On demand circuit function execution employing optical sensing |
CNB200610168920XA CN100505281C (en) | 2005-12-06 | 2006-11-14 | Method of executing an electrical function on integrated circuit and structure of integrated circuit |
JP2006326844A JP5128116B2 (en) | 2005-12-06 | 2006-12-04 | Integrated circuit structure |
US12/646,292 US7915571B2 (en) | 2005-12-06 | 2009-12-23 | On demand circuit function execution employing optical sensing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/275,058 US7659497B2 (en) | 2005-12-06 | 2005-12-06 | On demand circuit function execution employing optical sensing |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/646,292 Division US7915571B2 (en) | 2005-12-06 | 2009-12-23 | On demand circuit function execution employing optical sensing |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070127172A1 true US20070127172A1 (en) | 2007-06-07 |
US7659497B2 US7659497B2 (en) | 2010-02-09 |
Family
ID=35995968
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/275,058 Expired - Fee Related US7659497B2 (en) | 2005-12-06 | 2005-12-06 | On demand circuit function execution employing optical sensing |
US12/646,292 Expired - Fee Related US7915571B2 (en) | 2005-12-06 | 2009-12-23 | On demand circuit function execution employing optical sensing |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/646,292 Expired - Fee Related US7915571B2 (en) | 2005-12-06 | 2009-12-23 | On demand circuit function execution employing optical sensing |
Country Status (3)
Country | Link |
---|---|
US (2) | US7659497B2 (en) |
JP (1) | JP5128116B2 (en) |
CN (1) | CN100505281C (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2521699A (en) * | 2013-12-27 | 2015-07-01 | Cambridge Silicon Radio Ltd | Electrostatic Discharge protection |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101556825B (en) | 2009-05-20 | 2011-11-30 | 炬力集成电路设计有限公司 | Integrated circuit |
JP6227644B2 (en) | 2012-07-19 | 2017-11-08 | カーディアック ペースメイカーズ, インコーポレイテッド | Electrostatic discharge protection circuit for implantable medical devices |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US523480A (en) * | 1894-07-24 | Fourth to frank- w | ||
US4935636A (en) * | 1988-05-31 | 1990-06-19 | Kenneth Gural | Highly sensitive image sensor providing continuous magnification of the detected image and method of using |
US5485032A (en) * | 1992-12-18 | 1996-01-16 | International Business Machines Corporation | Antifuse element with electrical or optical programming |
US5546371A (en) * | 1994-07-28 | 1996-08-13 | Olympus Optical Co., Ltd. | Optical head |
US5547879A (en) * | 1995-05-03 | 1996-08-20 | Dierschke; Eugene G. | Method of making position sensing photosensor device |
US5606482A (en) * | 1995-04-14 | 1997-02-25 | Lucent Technologies Inc. | Solid state circuit breaker |
US6137192A (en) * | 1998-05-15 | 2000-10-24 | Energenius, Inc. | Embedded backup energy storage unit |
US20020053742A1 (en) * | 1995-09-01 | 2002-05-09 | Fumio Hata | IC package and its assembly method |
US6392468B1 (en) * | 1998-05-18 | 2002-05-21 | Vanguard International Semiconductor Corporation | Electrically programmable fuse |
US6501288B1 (en) * | 2000-09-28 | 2002-12-31 | Schlumberger Technologies, Inc. | On-chip optically triggered latch for IC time measurements |
US20030141434A1 (en) * | 2002-01-25 | 2003-07-31 | Semiconductor Technology Academic Research Center | Semiconductor integrated circuit device having a plurality of photo detectors and processing elements |
US6768694B2 (en) * | 2002-10-07 | 2004-07-27 | International Business Machines Corporation | Method of electrically blowing fuses under control of an on-chip tester interface apparatus |
US6913954B2 (en) * | 2002-12-31 | 2005-07-05 | Infineon Technologies Ag | Programmable fuse device |
US7208783B2 (en) * | 2004-11-09 | 2007-04-24 | Micron Technology, Inc. | Optical enhancement of integrated circuit photodetectors |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60254500A (en) * | 1984-05-31 | 1985-12-16 | Fujitsu Ltd | Semiconductor integrated circuit with fuse |
JPS61170075A (en) * | 1985-01-23 | 1986-07-31 | Nec Corp | Photodiode |
JPH02116177A (en) * | 1988-10-25 | 1990-04-27 | Clarion Co Ltd | Photosensor device |
JP2950079B2 (en) * | 1993-02-19 | 1999-09-20 | 株式会社タツノ・メカトロニクス | Visual device |
US7420231B2 (en) | 2002-09-20 | 2008-09-02 | Sony Corporation | Solid state imaging pick-up device and method of manufacturing the same |
US7480006B1 (en) * | 2004-04-13 | 2009-01-20 | Pixim, Inc. | Optical package for image sensor with integrated heater |
-
2005
- 2005-12-06 US US11/275,058 patent/US7659497B2/en not_active Expired - Fee Related
-
2006
- 2006-11-14 CN CNB200610168920XA patent/CN100505281C/en not_active Expired - Fee Related
- 2006-12-04 JP JP2006326844A patent/JP5128116B2/en not_active Expired - Fee Related
-
2009
- 2009-12-23 US US12/646,292 patent/US7915571B2/en not_active Expired - Fee Related
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US523480A (en) * | 1894-07-24 | Fourth to frank- w | ||
US4935636A (en) * | 1988-05-31 | 1990-06-19 | Kenneth Gural | Highly sensitive image sensor providing continuous magnification of the detected image and method of using |
US5485032A (en) * | 1992-12-18 | 1996-01-16 | International Business Machines Corporation | Antifuse element with electrical or optical programming |
US5546371A (en) * | 1994-07-28 | 1996-08-13 | Olympus Optical Co., Ltd. | Optical head |
US5606482A (en) * | 1995-04-14 | 1997-02-25 | Lucent Technologies Inc. | Solid state circuit breaker |
US5547879A (en) * | 1995-05-03 | 1996-08-20 | Dierschke; Eugene G. | Method of making position sensing photosensor device |
US20020053742A1 (en) * | 1995-09-01 | 2002-05-09 | Fumio Hata | IC package and its assembly method |
US6137192A (en) * | 1998-05-15 | 2000-10-24 | Energenius, Inc. | Embedded backup energy storage unit |
US6392468B1 (en) * | 1998-05-18 | 2002-05-21 | Vanguard International Semiconductor Corporation | Electrically programmable fuse |
US6501288B1 (en) * | 2000-09-28 | 2002-12-31 | Schlumberger Technologies, Inc. | On-chip optically triggered latch for IC time measurements |
US20030141434A1 (en) * | 2002-01-25 | 2003-07-31 | Semiconductor Technology Academic Research Center | Semiconductor integrated circuit device having a plurality of photo detectors and processing elements |
US6768694B2 (en) * | 2002-10-07 | 2004-07-27 | International Business Machines Corporation | Method of electrically blowing fuses under control of an on-chip tester interface apparatus |
US6913954B2 (en) * | 2002-12-31 | 2005-07-05 | Infineon Technologies Ag | Programmable fuse device |
US7208783B2 (en) * | 2004-11-09 | 2007-04-24 | Micron Technology, Inc. | Optical enhancement of integrated circuit photodetectors |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2521699A (en) * | 2013-12-27 | 2015-07-01 | Cambridge Silicon Radio Ltd | Electrostatic Discharge protection |
Also Published As
Publication number | Publication date |
---|---|
US7915571B2 (en) | 2011-03-29 |
US7659497B2 (en) | 2010-02-09 |
JP2007158342A (en) | 2007-06-21 |
JP5128116B2 (en) | 2013-01-23 |
US20100096536A1 (en) | 2010-04-22 |
CN100505281C (en) | 2009-06-24 |
CN1992297A (en) | 2007-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7271988B2 (en) | Method and system to protect electrical fuses | |
US6897543B1 (en) | Electrically-programmable integrated circuit antifuses | |
US5672994A (en) | Antifuse circuit using standard MOSFET devices | |
US7459350B2 (en) | Method for fabricating a protection circuit located under fuse window | |
US6327125B1 (en) | Integrated circuit with removable ESD protection | |
US6617649B2 (en) | Low substrate-noise electrostatic discharge protection circuits with bi-directional silicon diodes | |
US6913954B2 (en) | Programmable fuse device | |
US7402888B2 (en) | Input protection circuit preventing electrostatic discharge damage of semiconductor integrated circuit | |
KR101460355B1 (en) | Method of identifying and/or programming an integrated circuit | |
CN103187097A (en) | Efuse macro | |
US7915571B2 (en) | On demand circuit function execution employing optical sensing | |
EP0320321B1 (en) | Integrated circuit fuse-blowing means | |
EP1573747B1 (en) | One-time programmable memory device | |
US6621679B1 (en) | 5V tolerant corner clamp with keep off circuit | |
US9552499B2 (en) | Circuit arrangement and method for safeguarding a circuit arrangement with respect to repeated light attacks | |
Candelier et al. | One time programmable drift antifuse cell reliability | |
US20080137251A1 (en) | Repair circuitry with an enhanced ESD protection device | |
Abadeer et al. | WITHDRAWN APPLICATION AS PER THE LATEST USPTO WITHDRAWN LIST | |
US7550817B2 (en) | Semiconductor device having fuse with protection capacitor | |
US10651166B2 (en) | E-fuse cells | |
US20030197996A1 (en) | Bounce tolerant fuse trimming circuit with controlled timing | |
US6953971B2 (en) | Device for adjusting circuits before encapsulation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION,NEW YO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ABADEEER, WAGDI W.;ADKISSON, JAMES W.;BROWN, JEFFREY S.;AND OTHERS;SIGNING DATES FROM 20051112 TO 20051201;REEL/FRAME:016864/0466 Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ABADEEER, WAGDI W.;ADKISSON, JAMES W.;BROWN, JEFFREY S.;AND OTHERS;REEL/FRAME:016864/0466;SIGNING DATES FROM 20051112 TO 20051201 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140209 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |