US20070123025A1 - Forming a barrier layer in joint structures - Google Patents
Forming a barrier layer in joint structures Download PDFInfo
- Publication number
- US20070123025A1 US20070123025A1 US11/627,812 US62781207A US2007123025A1 US 20070123025 A1 US20070123025 A1 US 20070123025A1 US 62781207 A US62781207 A US 62781207A US 2007123025 A1 US2007123025 A1 US 2007123025A1
- Authority
- US
- United States
- Prior art keywords
- barrier layer
- lead free
- interconnect structure
- disposed
- free interconnect
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05023—Disposition the whole internal layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01011—Sodium [Na]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
Definitions
- microelectronic package sizes may shrink and higher input/output (I/O) counts may be required to reduce manufacturing costs.
- Packaging technologies especially in some chipset applications, may drive a finer pitch between interconnect structures, such as between solder balls in a ball grid array package, for example. With the scaling of pitch, smaller ball size is expected which may pose a challenge to interconnect joint (i.e., the interface between an interconnect structure and another surface, such as a substrate or contact pad) performance.
- FIGS. 1 a - 1 c represent methods of forming structures according to an embodiment of the present invention.
- FIG. 2 represents a flow chart according to an embodiment of the present invention.
- FIGS. 3 a - 3 b represent a system according to an embodiment of the present invention.
- a microelectronic structure such as a barrier layer
- Those methods may comprise forming a barrier layer on a substrate, wherein the barrier layer comprises molybdenum, and then forming a lead free solder structure on the barrier layer.
- FIGS. 1 a - 1 c illustrate an embodiment of a method of forming a microelectronic structure, such as a barrier layer, for example.
- FIG. 1 a illustrates a substrate 100 .
- the substrate 100 may comprise any surface that may be generated when making a microelectronic structure, upon which a barrier layer may be formed.
- the substrate 100 may comprise a conductive material, such as but not limited to copper, for example.
- the substrate 100 may comprise a portion of a microelectronic package, such as a conductive layer on a package structure (not shown).
- a barrier layer 102 may be formed on the substrate 100 ( FIG. 1 b ).
- the barrier layer 102 may be formed utilizing an electroplating process, as is well known in the art.
- the electroplating process may comprise placing the substrate 100 in an aqueous solution comprising a metal source, a first complexing agent, a second complexing agent, a molybdenum source, a pH adjuster, a pH buffer and at least one additive selected from the group consisting of a stress reliever, a surfactant, and a stabilizer.
- the metal source may comprise at least one of iron, nickel and cobalt. In one embodiment, the metal source may comprise at least one of iron sulfate and iron chloride. In one embodiment, the metal source may comprise an anode, as is well known in the art. The anode may comprise a material selected from the group consisting of iron, cobalt, and nickel. In one embodiment, the electroplating process may comprise a cathode, that may comprising at least one of copper, bronze and brass, and combinations thereof. In one embodiment, the metal source may further comprise at least one of a chloride salt, a sulfate salt, a sulfamate salt, and an acetate salt. In one embodiment, the metal source may comprise a concentration of greater than about 10 grams per liter.
- the first complexing agent may comprise at least one of citric acid, citrate, pyrophosphate and acetate and combinations thereof, and may comprise a concentration of about 20 grams per liter or greater, in some embodiments.
- the second complexing agent may comprise at least one of tartrate, glycolic acid, acetate, acetic acid, and ammonium chloride, and may comprise a concentration of between about 1 to about 100 grams per liter, in some embodiments.
- the molybdenum source may comprise at least one of potassium molybdate, sodium molybdate and ammonium molybdate, and in some embodiments the concentration of the molybdenum source may comprise greater than about 0.1 grams per liter.
- the pH adjuster may comprise at least one of ammonium hydroxide, potassium hydroxide, sodium hydroxide, hydrochloric acid, and sulfuric acid
- the pH buffer may comprise boric acid.
- the pH buffer may comprise a concentration greater than about 10 grams per liter, but will depend upon the particular application.
- the electroplating process may further comprise at least one of an additive selected from the group consisting of a stress reliever, a surfactant, and a stabilizer.
- the stress reliever may comprise polyethylene glycol (PEG)
- the surfactant may comprise sodium lauryl sulfate
- the stabilizer may comprise at least one of saccharin, a hydrazine and a sulfate.
- the electroplating process may comprise a temperature below about 100 degrees, a pH between about 3 and about 11, and a current density above about 10 milli-amperes per centimeter squared.
- the barrier layer 102 as formed may comprise a thickness of between about 500 angstroms and about 7 microns. In one embodiment, the barrier layer 102 as formed may comprise a molybdenum percentage between about 5 percent and about 80 percent.
- the barrier layer 102 may further comprises a material selected from the group consisting of nickel, cobalt and iron, in some embodiments. It will be understood by those skilled in the art that the barrier layer 102 may be formed by various other methods utilized to form barrier layers, such as but not limited to physical vapor deposition, for example.
- a lead free interconnect structure 104 may be attached and/or formed on the barrier layer 102 to form a joint structure 110 ( FIG. 1 c ).
- the lead free interconnect structure 104 may comprise an interconnect structure that may be substantially free of lead.
- the lead free interconnect structure 104 may comprise tin, in one embodiment, but may comprise any such material and/or combinations of materials that may serve to electrically connect microelectronic structures to each other without the use of lead.
- the lead free interconnect structure 104 may comprise a lead free solder ball of a controlled, collapsed, chip connection (C 4 ) solder ball array, as are well known in the art.
- the barrier layer 102 may serve to substantially prevent the formation of deleterious intermetallic structures that may form between the substrate 100 and the lead free interconnect structure 104 . Such deleterious intermetallic structures, if formed, may be a cause of failure at the interface between the lead free interconnect structure 104 and the substrate 100 . In some cases, such deleterious intermetallics may be points of structural weakness between the lead free interconnect structure 104 and the substrate 100 . Thus, by forming the barrier layer 102 between the substrate 100 and the lead free interconnect structure 104 , reliability of microelectronic devices utilizing the barrier layer 102 may be greatly enhanced, and manufacturing yield may thereby increase dramatically.
- the joint structure 110 may comprise a barrier layer 102 that may comprise about 40 percent molybdenum.
- the barrier layer 102 may further comprise about 60 percent of at least one of nickel, cobalt and iron, and/or combinations thereof.
- the substrate 100 of the joint structure 110 may comprise a copper conductive layer of a package structure, for example.
- the lead free interconnect structure 104 may comprise a lead free solder ball comprising tin.
- the joint structure 110 may be substantially free of iron oxide (i.e. rust), due to the barrier layer 102 comprising molybdenum, which substantially prevents the formation of iron oxide between the copper substrate 100 and the lead free interconnect structure 104 , in the present embodiment.
- the molybdenum of the barrier layer 102 may substantially prevent the formation of oxide and or other such film/intermetallic formation and/or chemical/physical reactions between the barrier layer 102 and the substrate 100 , thus improving the reliability of the joint structure 110 .
- FIG. 2 depicts a flowchart of an embodiment of the present invention.
- a barrier layer may be formed on a substrate by utilizing an electroplating process, wherein the electroplating process comprises a metal source, a first complexing agent, a second complexing agent, a molybdenum source, a pH adjuster, a pH buffer and at least one additive selected from the group consisting of a stress reliever, a surfactant, and a stabilizer.
- the metal source may comprise at least one of iron, nickel and cobalt
- the substrate may comprise a copper interconnect layer of a package structure, such as a ball grid array package, for example.
- a lead free interconnect structure may be formed and/or attached on the barrier layer.
- the lead free interconnect structure may comprise tin.
- FIG. 3 a depicts a joint structure 324 , similar to the joint structure 110 of FIG. 1 c , for example.
- the joint structure 324 may comprise a substrate 332 , that in one embodiment may comprise a conductive layer of a package structure, a barrier layer 334 (similar to the barrier layer 102 of FIG. 1 c , for example), and a lead free interconnect structure 336 (similar to the lead free interconnect structure 104 of FIG. 1 c , for example).
- a wetting layer 337 such as but not limited to nickel, for example, may be disposed between the barrier layer 334 and the lead free interconnect structure 336 .
- the wetting layer 337 may serve to provide and/or improve adhesion between the barrier layer 334 and the lead free interconnect structure 336 , but it will be understood that the wetting layer 337 may not be necessary in some embodiments.
- the substrate 332 may further comprise a package structure (not shown), such as a ball grid array package, for example, that may be coupled with a motherboard, such as a printed circuit board (PCB) (not shown) for example.
- PCB printed circuit board
- FIG. 3 b is a diagram illustrating an exemplary system 300 that is capable of being operated with methods for fabricating a microelectronic structure, such as the joint structure 324 of FIG. 3 a , for example. It will be understood that the present embodiment is but one of many possible systems in which the joint structures of the present invention may be used.
- the joint structure 324 may be communicatively coupled to a printed circuit board (PCB) 318 by way of an I/O bus 308 .
- the communicative coupling of the joint structure 324 may be established by physical means, such as through the use of a package and/or a socket connection to mount the joint structure 324 to the PCB 318 (for example by the use of a chip package, interposer and/or a land grid array socket).
- the joint structure 324 may also be communicatively coupled to the PCB 318 through various wireless means (for example, without the use of a physical connection to the PCB), as are well known in the art.
- the system 300 may include a computing device 302 , such as a processor, and a cache memory 304 communicatively coupled to each other through a processor bus 305 .
- the processor bus 305 and the I/O bus 308 may be bridged by a host bridge 306 .
- Communicatively coupled to the I/O bus 308 and also to the joint structure 324 may be a main memory 312 .
- Examples of the main memory 312 may include, but are not limited to, static random access memory (SRAM) and/or dynamic random access memory (DRAM), and/or some other state preserving mediums.
- the system 300 may also include a graphics coprocessor 313 , however incorporation of the graphics coprocessor 313 into the system 300 is not necessary to the operation of the system 300 .
- Coupled to the I/O bus 308 may also, for example, be a display device 314 , a mass storage device 320 , and keyboard and pointing devices 322 .
- mass storage 320 may be used to provide long-term storage for the executable instructions for a method for forming joint structures in accordance with embodiments of the present invention
- main memory 312 may be used to store on a shorter term basis the executable instructions of a method for a forming joint structures in accordance with embodiments of the present invention during execution by computing device 302 .
- the instructions may be stored, or otherwise associated with, machine accessible mediums communicatively coupled with the system, such as compact disk read only memories (CD-ROMs), digital versatile disks (DVDs), and floppy disks, carrier waves, and/or other propagated signals, for example.
- main memory 312 may supply the computing device 302 (which may be a processor, for example) with the executable instructions for execution.
Abstract
Methods of forming a microelectronic structure are described. Embodiments of those methods include forming a barrier layer on a substrate, wherein the barrier layer comprises molybdenum; and forming a lead free interconnect structure on the barrier layer.
Description
- This application is a divisional of U.S. patent application Ser. No. 11/078,611, filed Mar. 11, 2005.
- As microelectronic technology advances for higher processor performance, microelectronic package sizes may shrink and higher input/output (I/O) counts may be required to reduce manufacturing costs. Packaging technologies, especially in some chipset applications, may drive a finer pitch between interconnect structures, such as between solder balls in a ball grid array package, for example. With the scaling of pitch, smaller ball size is expected which may pose a challenge to interconnect joint (i.e., the interface between an interconnect structure and another surface, such as a substrate or contact pad) performance.
- While the specification concludes with claims particularly pointing out and distinctly claiming certain embodiments of the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:
-
FIGS. 1 a-1 c represent methods of forming structures according to an embodiment of the present invention. -
FIG. 2 represents a flow chart according to an embodiment of the present invention. -
FIGS. 3 a-3 b represent a system according to an embodiment of the present invention. - In the following detailed description, reference is made to the accompanying drawings that show, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. It is to be understood that the various embodiments of the invention, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described herein, in connection with one embodiment, may be implemented within other embodiments without departing from the spirit and scope of the invention. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed embodiment may be modified without departing from the spirit and scope of the invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, appropriately interpreted, along with the full range of equivalents to which the claims are entitled. In the drawings, like numerals refer to the same or similar functionality throughout the several views.
- Methods and associated structures of forming and utilizing a microelectronic structure, such as a barrier layer, are described. Those methods may comprise forming a barrier layer on a substrate, wherein the barrier layer comprises molybdenum, and then forming a lead free solder structure on the barrier layer.
-
FIGS. 1 a-1 c illustrate an embodiment of a method of forming a microelectronic structure, such as a barrier layer, for example.FIG. 1 a illustrates asubstrate 100. Thesubstrate 100 may comprise any surface that may be generated when making a microelectronic structure, upon which a barrier layer may be formed. In one embodiment, thesubstrate 100 may comprise a conductive material, such as but not limited to copper, for example. In one embodiment thesubstrate 100 may comprise a portion of a microelectronic package, such as a conductive layer on a package structure (not shown). - A
barrier layer 102 may be formed on the substrate 100 (FIG. 1 b). In one embodiment, thebarrier layer 102 may be formed utilizing an electroplating process, as is well known in the art. In one embodiment, the electroplating process may comprise placing thesubstrate 100 in an aqueous solution comprising a metal source, a first complexing agent, a second complexing agent, a molybdenum source, a pH adjuster, a pH buffer and at least one additive selected from the group consisting of a stress reliever, a surfactant, and a stabilizer. - In one embodiment, the metal source may comprise at least one of iron, nickel and cobalt. In one embodiment, the metal source may comprise at least one of iron sulfate and iron chloride. In one embodiment, the metal source may comprise an anode, as is well known in the art. The anode may comprise a material selected from the group consisting of iron, cobalt, and nickel. In one embodiment, the electroplating process may comprise a cathode, that may comprising at least one of copper, bronze and brass, and combinations thereof. In one embodiment, the metal source may further comprise at least one of a chloride salt, a sulfate salt, a sulfamate salt, and an acetate salt. In one embodiment, the metal source may comprise a concentration of greater than about 10 grams per liter.
- In one embodiment, the first complexing agent may comprise at least one of citric acid, citrate, pyrophosphate and acetate and combinations thereof, and may comprise a concentration of about 20 grams per liter or greater, in some embodiments. In one embodiment, the second complexing agent may comprise at least one of tartrate, glycolic acid, acetate, acetic acid, and ammonium chloride, and may comprise a concentration of between about 1 to about 100 grams per liter, in some embodiments. In one embodiment, the molybdenum source may comprise at least one of potassium molybdate, sodium molybdate and ammonium molybdate, and in some embodiments the concentration of the molybdenum source may comprise greater than about 0.1 grams per liter.
- In one embodiment, the pH adjuster may comprise at least one of ammonium hydroxide, potassium hydroxide, sodium hydroxide, hydrochloric acid, and sulfuric acid, and the pH buffer may comprise boric acid. In one embodiment, the pH buffer may comprise a concentration greater than about 10 grams per liter, but will depend upon the particular application. In one embodiment, the electroplating process may further comprise at least one of an additive selected from the group consisting of a stress reliever, a surfactant, and a stabilizer. In one embodiment, the stress reliever may comprise polyethylene glycol (PEG), the surfactant may comprise sodium lauryl sulfate, and the stabilizer may comprise at least one of saccharin, a hydrazine and a sulfate.
- In one embodiment, the electroplating process may comprise a temperature below about 100 degrees, a pH between about 3 and about 11, and a current density above about 10 milli-amperes per centimeter squared.
- In one embodiment, the
barrier layer 102 as formed may comprise a thickness of between about 500 angstroms and about 7 microns. In one embodiment, thebarrier layer 102 as formed may comprise a molybdenum percentage between about 5 percent and about 80 percent. Thebarrier layer 102 may further comprises a material selected from the group consisting of nickel, cobalt and iron, in some embodiments. It will be understood by those skilled in the art that thebarrier layer 102 may be formed by various other methods utilized to form barrier layers, such as but not limited to physical vapor deposition, for example. - A lead
free interconnect structure 104 may be attached and/or formed on thebarrier layer 102 to form a joint structure 110 (FIG. 1 c). The leadfree interconnect structure 104 may comprise an interconnect structure that may be substantially free of lead. The leadfree interconnect structure 104 may comprise tin, in one embodiment, but may comprise any such material and/or combinations of materials that may serve to electrically connect microelectronic structures to each other without the use of lead. In one embodiment, the leadfree interconnect structure 104 may comprise a lead free solder ball of a controlled, collapsed, chip connection (C4) solder ball array, as are well known in the art. - The
barrier layer 102 may serve to substantially prevent the formation of deleterious intermetallic structures that may form between thesubstrate 100 and the leadfree interconnect structure 104. Such deleterious intermetallic structures, if formed, may be a cause of failure at the interface between the leadfree interconnect structure 104 and thesubstrate 100. In some cases, such deleterious intermetallics may be points of structural weakness between the leadfree interconnect structure 104 and thesubstrate 100. Thus, by forming thebarrier layer 102 between thesubstrate 100 and the leadfree interconnect structure 104, reliability of microelectronic devices utilizing thebarrier layer 102 may be greatly enhanced, and manufacturing yield may thereby increase dramatically. - In one embodiment, the
joint structure 110 may comprise abarrier layer 102 that may comprise about 40 percent molybdenum. Thebarrier layer 102 may further comprise about 60 percent of at least one of nickel, cobalt and iron, and/or combinations thereof. Thesubstrate 100 of thejoint structure 110 may comprise a copper conductive layer of a package structure, for example. The leadfree interconnect structure 104 may comprise a lead free solder ball comprising tin. - When the
barrier layer 102 comprises iron, thejoint structure 110 may be substantially free of iron oxide (i.e. rust), due to thebarrier layer 102 comprising molybdenum, which substantially prevents the formation of iron oxide between thecopper substrate 100 and the leadfree interconnect structure 104, in the present embodiment. In general, the molybdenum of thebarrier layer 102 may substantially prevent the formation of oxide and or other such film/intermetallic formation and/or chemical/physical reactions between thebarrier layer 102 and thesubstrate 100, thus improving the reliability of thejoint structure 110. -
FIG. 2 depicts a flowchart of an embodiment of the present invention. Atstep 210, a barrier layer may be formed on a substrate by utilizing an electroplating process, wherein the electroplating process comprises a metal source, a first complexing agent, a second complexing agent, a molybdenum source, a pH adjuster, a pH buffer and at least one additive selected from the group consisting of a stress reliever, a surfactant, and a stabilizer. - In one embodiment, the metal source may comprise at least one of iron, nickel and cobalt, and the substrate may comprise a copper interconnect layer of a package structure, such as a ball grid array package, for example. At
step 220, a lead free interconnect structure may be formed and/or attached on the barrier layer. In one embodiment, the lead free interconnect structure may comprise tin. -
FIG. 3 a depicts ajoint structure 324, similar to thejoint structure 110 ofFIG. 1 c, for example. In one embodiment, thejoint structure 324 may comprise asubstrate 332, that in one embodiment may comprise a conductive layer of a package structure, a barrier layer 334 (similar to thebarrier layer 102 ofFIG. 1 c, for example), and a lead free interconnect structure 336 (similar to the leadfree interconnect structure 104 ofFIG. 1 c, for example). In some embodiments, awetting layer 337, such as but not limited to nickel, for example, may be disposed between thebarrier layer 334 and the leadfree interconnect structure 336. Thewetting layer 337 may serve to provide and/or improve adhesion between thebarrier layer 334 and the leadfree interconnect structure 336, but it will be understood that thewetting layer 337 may not be necessary in some embodiments. Thesubstrate 332 may further comprise a package structure (not shown), such as a ball grid array package, for example, that may be coupled with a motherboard, such as a printed circuit board (PCB) (not shown) for example. -
FIG. 3 b is a diagram illustrating anexemplary system 300 that is capable of being operated with methods for fabricating a microelectronic structure, such as thejoint structure 324 ofFIG. 3 a, for example. It will be understood that the present embodiment is but one of many possible systems in which the joint structures of the present invention may be used. - In the
system 300, thejoint structure 324 may be communicatively coupled to a printed circuit board (PCB) 318 by way of an I/O bus 308. The communicative coupling of thejoint structure 324 may be established by physical means, such as through the use of a package and/or a socket connection to mount thejoint structure 324 to the PCB 318 (for example by the use of a chip package, interposer and/or a land grid array socket). Thejoint structure 324 may also be communicatively coupled to thePCB 318 through various wireless means (for example, without the use of a physical connection to the PCB), as are well known in the art. - The
system 300 may include acomputing device 302, such as a processor, and acache memory 304 communicatively coupled to each other through aprocessor bus 305. Theprocessor bus 305 and the I/O bus 308 may be bridged by ahost bridge 306. Communicatively coupled to the I/O bus 308 and also to thejoint structure 324 may be amain memory 312. Examples of themain memory 312 may include, but are not limited to, static random access memory (SRAM) and/or dynamic random access memory (DRAM), and/or some other state preserving mediums. Thesystem 300 may also include agraphics coprocessor 313, however incorporation of thegraphics coprocessor 313 into thesystem 300 is not necessary to the operation of thesystem 300. Coupled to the I/O bus 308 may also, for example, be adisplay device 314, amass storage device 320, and keyboard andpointing devices 322. - These elements perform their conventional functions well known in the art. In particular,
mass storage 320 may be used to provide long-term storage for the executable instructions for a method for forming joint structures in accordance with embodiments of the present invention, whereasmain memory 312 may be used to store on a shorter term basis the executable instructions of a method for a forming joint structures in accordance with embodiments of the present invention during execution bycomputing device 302. In addition, the instructions may be stored, or otherwise associated with, machine accessible mediums communicatively coupled with the system, such as compact disk read only memories (CD-ROMs), digital versatile disks (DVDs), and floppy disks, carrier waves, and/or other propagated signals, for example. In one embodiment,main memory 312 may supply the computing device 302 (which may be a processor, for example) with the executable instructions for execution. - Although the foregoing description has specified certain steps and materials that may be used in the method of the present invention, those skilled in the art will appreciate that many modifications and substitutions may be made. Accordingly, it is intended that all such modifications, alterations, substitutions and additions be considered to fall within the spirit and scope of the invention as defined by the appended claims. In addition, it is appreciated that various microelectronic structures, such as a joint structure, are well known in the art. Therefore, the Figures provided herein illustrate only portions of an exemplary microelectronic structure that pertains to the practice of the present invention. Thus the present invention is not limited to the structures described herein.
Claims (15)
1. A structure comprising:
a lead free interconnect structure disposed on a barrier layer, wherein the barrier layer comprises molybdenum.
2. The structure of claim 1 wherein the barrier layer further comprises a material selected from the group consisting of nickel, cobalt and iron.
3. The structure of claim 1 wherein the barrier layer comprises a thickness of between about 500 angstroms and about 7 microns.
4. The structure of claim 1 wherein the barrier layer comprises a molybdenum percentage of between about 5 percent and about 80 percent.
5. The structure of claim 1 wherein the lead free interconnect structure comprises tin.
6. The structure of claim 1 wherein the barrier layer is disposed on a copper substrate.
7. The structure of claim 1 wherein a wetting layer is disposed between the barrier layer and the lead free interconnect structure.
8. A system comprising:
a lead free interconnect structure disposed on a barrier layer, wherein the barrier layer comprises molybdenum;
a bus communicatively coupled to the barrier layer; and
a DRAM communicatively coupled to the bus.
9. The system of claim 8 wherein the barrier layer further comprises a material selected from the group consisting of nickel, cobalt and iron.
10. The system of claim 8 wherein the barrier layer comprises a thickness of between about 500 angstroms and about 7 microns.
11. The system of claim 8 wherein the barrier layer comprises a molybdenum percentage of between about 5 percent and about 80 percent.
12. The system of claim 8 wherein the lead free interconnect structure comprises tin.
13. The system of claim 8 wherein the lead free interconnect structure is disposed on at least one of an interposer, a motherboard, and a package.
14. The system of claim 8 wherein the barrier layer is disposed on a copper substrate.
15. The structure of claim 8 wherein a wetting layer is disposed between the barrier layer and the lead free interconnect structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/627,812 US20070123025A1 (en) | 2005-03-11 | 2007-01-26 | Forming a barrier layer in joint structures |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/078,611 US7416980B2 (en) | 2005-03-11 | 2005-03-11 | Forming a barrier layer in interconnect joints and structures formed thereby |
US11/627,812 US20070123025A1 (en) | 2005-03-11 | 2007-01-26 | Forming a barrier layer in joint structures |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/078,611 Division US7416980B2 (en) | 2005-03-11 | 2005-03-11 | Forming a barrier layer in interconnect joints and structures formed thereby |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070123025A1 true US20070123025A1 (en) | 2007-05-31 |
Family
ID=36971602
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/078,611 Active 2025-06-20 US7416980B2 (en) | 2005-03-11 | 2005-03-11 | Forming a barrier layer in interconnect joints and structures formed thereby |
US11/627,812 Abandoned US20070123025A1 (en) | 2005-03-11 | 2007-01-26 | Forming a barrier layer in joint structures |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/078,611 Active 2025-06-20 US7416980B2 (en) | 2005-03-11 | 2005-03-11 | Forming a barrier layer in interconnect joints and structures formed thereby |
Country Status (1)
Country | Link |
---|---|
US (2) | US7416980B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7919859B2 (en) * | 2007-03-23 | 2011-04-05 | Intel Corporation | Copper die bumps with electromigration cap and plated solder |
US9947631B2 (en) * | 2015-10-14 | 2018-04-17 | Intel Corporation | Surface finishes for interconnection pads in microelectronic structures |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5234149A (en) * | 1992-08-28 | 1993-08-10 | At&T Bell Laboratories | Debondable metallic bonding method |
US5377129A (en) * | 1990-07-12 | 1994-12-27 | Massachusetts Institute Of Technology | Particle interaction processing system |
US6144096A (en) * | 1998-10-05 | 2000-11-07 | Advanced Micro Devices, Inc. | Low resistivity semiconductor barrier layers and manufacturing method therefor |
US6341848B1 (en) * | 1999-12-13 | 2002-01-29 | Hewlett-Packard Company | Fluid-jet printer having printhead with integrated heat-sink |
US6452270B1 (en) * | 2000-10-13 | 2002-09-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having bump electrode |
US6614113B2 (en) * | 1999-04-13 | 2003-09-02 | Fujitsu Limited | Semiconductor device and method for producing the same |
US20060071340A1 (en) * | 2004-09-30 | 2006-04-06 | Ting Zhong | Methods to deposit metal alloy barrier layers |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6340822B1 (en) * | 1999-10-05 | 2002-01-22 | Agere Systems Guardian Corp. | Article comprising vertically nano-interconnected circuit devices and method for making the same |
US7662374B2 (en) * | 2001-08-03 | 2010-02-16 | The Trustees Of The University Of Pennsylvania | Monoclonal antibodies to activated erbB family members and methods of use thereof |
US6861349B1 (en) * | 2002-05-15 | 2005-03-01 | Advanced Micro Devices, Inc. | Method of forming an adhesion layer with an element reactive with a barrier layer |
-
2005
- 2005-03-11 US US11/078,611 patent/US7416980B2/en active Active
-
2007
- 2007-01-26 US US11/627,812 patent/US20070123025A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5377129A (en) * | 1990-07-12 | 1994-12-27 | Massachusetts Institute Of Technology | Particle interaction processing system |
US5234149A (en) * | 1992-08-28 | 1993-08-10 | At&T Bell Laboratories | Debondable metallic bonding method |
US6144096A (en) * | 1998-10-05 | 2000-11-07 | Advanced Micro Devices, Inc. | Low resistivity semiconductor barrier layers and manufacturing method therefor |
US6614113B2 (en) * | 1999-04-13 | 2003-09-02 | Fujitsu Limited | Semiconductor device and method for producing the same |
US6341848B1 (en) * | 1999-12-13 | 2002-01-29 | Hewlett-Packard Company | Fluid-jet printer having printhead with integrated heat-sink |
US6452270B1 (en) * | 2000-10-13 | 2002-09-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor device having bump electrode |
US20060071340A1 (en) * | 2004-09-30 | 2006-04-06 | Ting Zhong | Methods to deposit metal alloy barrier layers |
Also Published As
Publication number | Publication date |
---|---|
US7416980B2 (en) | 2008-08-26 |
US20060205234A1 (en) | 2006-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9396991B2 (en) | Multilayered contact structure having nickel, copper, and nickel-iron layers | |
KR101154621B1 (en) | Structures for improving current carrying capability of interconnects and methods of fabricating the same | |
US7122460B2 (en) | Electromigration barrier layers for solder joints | |
US9461014B2 (en) | Methods of forming ultra thin package structures including low temperature solder and structures formed therby | |
US20130183824A1 (en) | Method of fabricating a semiconductor device | |
RU2492547C2 (en) | Alloying of lead-free soldering alloys and structures formed therewith | |
US10727197B2 (en) | Embedded-bridge substrate connectors and methods of assembling same | |
US9449936B2 (en) | Grid array connection device and method | |
US7416980B2 (en) | Forming a barrier layer in interconnect joints and structures formed thereby | |
US20240063103A1 (en) | Semiconductor package | |
TW200838039A (en) | Land grid array module with contact locating features | |
US20120224331A1 (en) | Low profile solder grid array technology for printed circuit board surface mount components | |
TWI688447B (en) | Semiconductor device and method of forming solder interconnect | |
JP2001110832A (en) | Mounting method for circuit board, gold plating fluid and gold plating method | |
US6858475B2 (en) | Method of forming an integrated circuit substrate | |
US20050077180A1 (en) | Modified electroplating solution components in a high-acid electrolyte solution | |
KR102632790B1 (en) | Printed circuit board trace for galvanic effect reduction | |
US20210272905A1 (en) | Microelectronic package with substrate cavity for bridge-attach | |
US7554198B2 (en) | Flexible joint methodology to attach a die on an organic substrate | |
US7087521B2 (en) | Forming an intermediate layer in interconnect joints and structures formed thereby | |
JP2008147495A (en) | Connecting terminal, substrate for mounting semiconductor chip using same, semiconductor package, its manufacturing method, wiring board, and its manufacturing method | |
US11924964B2 (en) | Printed circuit board for galvanic effect reduction | |
US11798861B2 (en) | Integrated heat spreader (IHS) with heating element | |
US20110157808A1 (en) | Patch on interposer through PGA interconnect structures | |
JP2009283843A (en) | Semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: TAHOE RESEARCH, LTD., IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:061175/0176 Effective date: 20220718 |