US20070114667A1 - Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing - Google Patents

Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing Download PDF

Info

Publication number
US20070114667A1
US20070114667A1 US11/283,219 US28321905A US2007114667A1 US 20070114667 A1 US20070114667 A1 US 20070114667A1 US 28321905 A US28321905 A US 28321905A US 2007114667 A1 US2007114667 A1 US 2007114667A1
Authority
US
United States
Prior art keywords
pad
aluminum
copper
passivation
recessed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/283,219
Other versions
US8552560B2 (en
Inventor
Hemanshu Bhatt
Dilip Vijay
Jayanthi Pallinti
Sey-Shing Sun
Hong Ying
Chiyi Kao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bell Semiconductor LLC
Original Assignee
LSI Logic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Logic Corp filed Critical LSI Logic Corp
Priority to US11/283,219 priority Critical patent/US8552560B2/en
Assigned to LSI LOGIC CORPORATION reassignment LSI LOGIC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BHATT, HEMANSHU, KAO, CHIYI, PALLINTI, JAYANTHI, SUN, SEY-SHING, VIJAY, DILIP, YING, HONG
Publication of US20070114667A1 publication Critical patent/US20070114667A1/en
Assigned to LSI CORPORATION reassignment LSI CORPORATION MERGER (SEE DOCUMENT FOR DETAILS). Assignors: LSI SUBSIDIARY CORP.
Priority to US14/045,081 priority patent/US20140030541A1/en
Application granted granted Critical
Publication of US8552560B2 publication Critical patent/US8552560B2/en
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AGERE SYSTEMS LLC, LSI CORPORATION
Assigned to LSI CORPORATION reassignment LSI CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: LSI LOGIC CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LSI CORPORATION
Assigned to AGERE SYSTEMS LLC, LSI CORPORATION reassignment AGERE SYSTEMS LLC TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Assigned to CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERAL AGENT reassignment CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BELL NORTHERN RESEARCH, LLC, BELL SEMICONDUCTOR, LLC, HILCO PATENT ACQUISITION 56, LLC
Assigned to BELL SEMICONDUCTOR, LLC reassignment BELL SEMICONDUCTOR, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., BROADCOM CORPORATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0271Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/107Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by filling grooves in the support with conductive material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02123Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body inside the bonding area
    • H01L2224/02125Reinforcing structures
    • H01L2224/02126Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05005Structure
    • H01L2224/05009Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05073Single internal layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05558Shape in side view conformal layer on a patterned surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48507Material at the bonding interface comprising an intermetallic compound
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48647Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01073Tantalum [Ta]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01327Intermediate phases, i.e. intermetallics compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049Nitrides composed of metals from groups of the periodic table
    • H01L2924/04955th Group
    • H01L2924/04953TaN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049Nitrides composed of metals from groups of the periodic table
    • H01L2924/050414th Group
    • H01L2924/05042Si3N4
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/12All metal or with adjacent metals
    • Y10T428/12389All metal or with adjacent metals having variation in thickness
    • Y10T428/12396Discontinuous surface component

Definitions

  • the present invention generally relates to wire bonds, and more specifically relates to pad structures and passivation schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing.
  • FIG. 1 shows an X-SEM of a bonded die with IMC cracking.
  • IMC cracking in Au-Al wirebonds have been attributed to several causes including contamination on the surface of the Al-pads, incompatible film properties of the Al- films, presence of halides in the molding compounds, excessive levels of voids in the molding compounds and poorly optimized bonding and molding conditions.
  • the cracking of IMC persists despite careful control of the above-mentioned factors.
  • the cracking of IMC wire bond devices with Cu/Low-k metallization is a strong function of the tensile stresses in the film.
  • the present invention addresses the stress related issues that cause the IMC cracking and methods to eliminate the IMC cracking by controlling the macro stresses in the wafer.
  • Cu/Low-k processing it has been found that there is cumulative stress buildup in wafers due to intrinsic stresses in metal and dielectric films and due to various thermal cycles. Thermal stresses are generated due to a mismatch between the temperature coefficients of expansion between metal, dielectric films and substrate, as illustrated in the following table: Coefficient of thermal expansion Material for various film (per degree Celsius) Al 2.2E ⁇ 05 Cu 1.7E ⁇ 05 Ti/TiN 9.0E ⁇ 06 Ta/TaN 6.0E ⁇ 06 Si #.0E ⁇ 06 SiO 2 5.5E ⁇ 07
  • Intrinsic stresses are generated during deposition.
  • the stress state can be evaluated with freestanding films (or films on flexible substrates).
  • FIG. 2 shows a normalized graph with stress accumulated on a wafer at various stages in the BEOL Cu/Low-k wafer processing.
  • the tensile stresses on the wafer keep increasing in the wafer as more and more metallization steps are added to the film and the wafer experiences maximum tensile stress during deposition of the Aluminum pad.
  • Aluminum and copper are known to contribute to tensile stresses, while the dielectric films can contribute to tensile or compressive stresses based on deposition conditions like temperature, time, etc.
  • the wafer can bow due to the warpage or macro stress distributions from the center to the edge of the wafer.
  • the local stress distribution in the Aluminum pads is harder to characterize.
  • An object of an embodiment of the present invention is to provide a passivation integration scheme and pad structure which provides for more uniform IMC formation and increased surface area.
  • Another object of an embodiment of the present invention is to provide a passivation integration scheme and pad structure which provides for a reduction in IMC crack initiation and propagation between the Al-Au interface and for improved reliability of wire bonded parts with Cu/Low-K metallization.
  • the present invention is directed at providing passivation integration schemes and pad structures to reduce the stress gradients and/or improve the contact surface existing between the Al in the pad and the gold wire bond.
  • One of the pad structures which is in accordance with an embodiment of the present invention provides a plurality of recessed pad areas which are formed in a single aluminum pad. An oxide mesa can be provided under the aluminum pad.
  • Another pad structure which is in accordance with an embodiment of the present invention provides a single recessed pad area which is formed in a single aluminum pad, and the aluminum pad is disposed above a copper pad and a plurality of trench/via pads.
  • Still another pad structure which is in accordance with an embodiment of the present invention provides a single recessed pad area which is formed in a single aluminum pad, and the aluminum pad is disposed above a portion of a copper pad, such that the aluminum pad and the copper pad are staggered relative to each other.
  • FIG. 1 is an X-SEM of a bonded die, showing IMC cracking
  • FIG. 2 is a graph which shows normalized stress on a wafer at various metallization steps in the BEOL Cu/Low-k steps, wherein a positive value for stress indicates tensile stress and a negative value for stress indicates compressive stress;
  • FIG. 3 provides cross-sectional views relating to a prior art passivation scheme, wherein aluminum pads are defined post R 2 module;
  • FIG. 4 provides a cross-sectional view relating to the prior art passivation scheme, wherein a passivation 2 stack is deposited and a pad area is opened for bonding;
  • FIG. 5 provides cross-sectional views relating to a passivation scheme which is in accordance with an embodiment of the present invention, wherein a plurality of oxide slots are formed in pad areas, post R 2 module;
  • FIG. 6 provides cross-sectional views relating to the passivation scheme which is in accordance with an embodiment of the present invention, wherein a plurality of slots are formed in an aluminum pad;
  • FIG. 7 provides a cross-sectional view relating to the passivation scheme which is in accordance with an embodiment of the present invention, wherein a passivation 2 stack is deposited and a pad area is opened for bonding;
  • FIG. 8 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure shown in FIG. 7 ;
  • FIG. 9 provides a cross-sectional view relating to a pad structure which is in accordance with another embodiment of the present invention, wherein an oxide mesa is formed under the aluminum pad;
  • FIG. 10 provides a cross-sectional view relating to a pad structure which is in accordance with still another embodiment of the present invention, wherein a single slot is formed in the aluminum pad, but the aluminum pad is above a plurality of copper pads;
  • FIG. 11 provides a top view of a wafer, wherein the pad structure shown in FIG. 10 is used in association with peripheral vias;
  • FIG. 12 provides a top view of a wafer, wherein the pad structure shown in FIG. 10 is used in association with peripheral trenches;
  • FIG. 13 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure shown in FIG. 10 ;
  • FIG. 14 provides a cross-sectional view relating to a pad structure which is in accordance with still another embodiment of the present invention, wherein an aluminum pad is staggered relative to a copper pad under the aluminum pad;
  • FIG. 15 provides a top view of a wafer, wherein the pad structure shown in FIG. 14 is being utilized.
  • FIG. 16 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure shown in FIG. 14 .
  • the present invention proposes modified passivation integration schemes and pad structures to reduce the stress gradients and/or improve the contact surface existing between the Al in the pad and the gold wire bond. This results in more uniform IMC formation and increased surface area, and helps in reducing the IMC crack initiation and propagation between the Al-Au interface and improve the reliability of wire bonded parts with Cu/Low-K metallization.
  • reference numeral 100 is used to identify oxide
  • reference numeral 102 is used to identify SiN
  • reference numeral 104 is used to identify a barrier layer.
  • this passivation scheme provides that a single copper pad 34 is disposed under an aluminum pad 28 which has a single pad area 36 formed therein for bonding to a wire.
  • an embodiment of the present invention provides a pad structure 50 which includes a copper pad 52 , an aluminum pad 54 above the copper pad 52 , and a plurality of recessed pad areas 56 formed in the aluminum pad 54 , such that the pad 54 consist of a plurality of slots 56 and islands 58 .
  • FIGS. 5-8 illustrate a passivation scheme which may be used to provide such a pad structure. The passivation scheme includes the following steps:
  • FIG. 8 is a block flow diagram which illustrates the passivation scheme which can be used to obtain the pad structure 50 shown in FIG. 7 , and is self-explanatory in light of FIGS. 5-7 and the foregoing description.
  • FIG. 9 illustrates a pad structure 50 a which is in accordance with another embodiment of the present invention, wherein an oxide mesa 80 is formed under the aluminum pad 54 , between two slots 56 (i.e., pads).
  • the scheme used to form such a pad structure may be the same integration flow as described above with regard to FIGS. 5-8 , but using a different passivation mask in order to create the oxide mesa 80 at the center of the pad with peripheral perimeter contact to the Met R 2 pad 52 below.
  • the primary advantage of the pad structure shown in FIG. 9 is that the local stress in the aluminum film 54 is dictated by the large interface between the oxide mesa 80 and the aluminum pad film 54 and not by the interface between the tensile copper pad 52 and the aluminum film 54 . This results in more controlled IMC formation and growth as well as the formation of the desired IMC phases that reduce crack formation and propagation.
  • Additional integration schemes can be used to limit the copper film/aluminum film interface and replace it with the more compressive IMD film/aluminum film interfaces offering the advantage listed above.
  • These structures formed using different structure Met R 2 Trench/Via masks or Passivation 1 Mask combinations to define the pad region are described below.
  • FIG. 10 provides a cross-sectional view relating to a pad structure 50 b which is in accordance with still another embodiment of the present invention, wherein a single slot 56 is formed in the aluminum pad 54 , and peripheral via/trench pad structures 82 are provided under the aluminum pad 54 , on each side of an oxide mesa 53 .
  • FIG. 11 shows a wafer 84 where the pad structure 50 b shown in FIG. 10 is used in association with peripheral vias
  • FIG. 12 shows a wafer 86 where the pad structure 50 b shown in FIG. 10 is used in association with peripheral trenches.
  • FIG. 13 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure 50 b shown in FIG. 10 , and is self-explanatory in light of FIG. 10 and the foregoing description.
  • FIG. 14 provides a cross-sectional view relating to a pad structure 50 c which is in accordance with still another embodiment of the present invention, wherein an aluminum pad 54 is staggered relative to a copper pad 52 under the aluminum pad 54 .
  • FIG. 15 provides a top view of a wafer 88 , wherein the pad structure shown in FIG. 14 is being utilized.
  • FIG. 16 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure 50 c shown in FIG. 14 , and is self-explanatory in light of FIG. 14 and the foregoing description.
  • the present invention proposes passivation integration schemes and pad structures which reduce the stress gradients and/or improve the contact surface existing between the aluminum in the pad and the gold wire bond. This results in more uniform IMC formation and increased surface area, and helps in reducing the IMC crack initiation and propagation between the Al-Au interface and improves the reliability of wire bonded parts with Cu/Low-K metallization.

Abstract

Passivation integration schemes and pad structures to reduce the stress gradients and/or improve the contact surface existing between the Al in the pad and the gold wire bond. One of the pad structures provides a plurality of recessed pad areas which are formed in a single aluminum pad. An oxide mesa can be provided under the aluminum pad. Another pad structure provides a single recessed pad area which is formed in a single aluminum pad, and the aluminum pad is disposed above a copper pad and a plurality of trench/via pads. Still another pad structure provides a single recessed pad area which is formed in a single aluminum pad, and the aluminum pad is disposed above a portion of a copper pad, such that the aluminum pad and the copper pad are staggered relative to each other.

Description

    BACKGROUND
  • The present invention generally relates to wire bonds, and more specifically relates to pad structures and passivation schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing.
  • It has been observed that some post wire bonded dies that have undergone Cu/Low-K metallization show signature of ‘open’ fails after several hours of HTS (high temperature storage). Failure analysis on such parts shows cracks at the interface of intermetallic compound (IMC) and gold bond. FIG. 1 shows an X-SEM of a bonded die with IMC cracking.
  • Historically, IMC cracking in Au-Al wirebonds have been attributed to several causes including contamination on the surface of the Al-pads, incompatible film properties of the Al- films, presence of halides in the molding compounds, excessive levels of voids in the molding compounds and poorly optimized bonding and molding conditions. However, in the case of wire bond devices with Cu/Low-k metallization, the cracking of IMC persists despite careful control of the above-mentioned factors. Through a cumulative set of deductive experiments and use advanced analytical techniques, it has been determined that the cracking of IMC wire bond devices with Cu/Low-k metallization is a strong function of the tensile stresses in the film. It has been found that the unusually high tensile stresses generated in the Cu/Low-K stacks can drive excessive diffusion of Al into the Au bonds leading to very thick and Al-rich IMC phases. The unstable Al-rich phases eventually undergo reverse phase transformations to Au-rich phases; the associated volume change (very large˜30%) in such phase transformations can result in voiding and eventual cracking of the IMC. The way to prevent this issue then is to tailor the stresses in the Cu/Low-K stacks so that the Al-diffusion rates are controlled to a low enough level that the stable Au-rich phases are formed preferably when compared to Al-rich phases. This will prevent any tendencies for phase transformation in the system.
  • Stress Build-up:
  • The present invention addresses the stress related issues that cause the IMC cracking and methods to eliminate the IMC cracking by controlling the macro stresses in the wafer. During Cu/Low-k processing, it has been found that there is cumulative stress buildup in wafers due to intrinsic stresses in metal and dielectric films and due to various thermal cycles. Thermal stresses are generated due to a mismatch between the temperature coefficients of expansion between metal, dielectric films and substrate, as illustrated in the following table:
    Coefficient of thermal expansion
    Material for various film (per degree Celsius)
    Al 2.2E−05
    Cu 1.7E−05
    Ti/TiN 9.0E−06
    Ta/TaN 6.0E−06
    Si #.0E−06
    SiO2 5.5E−07
  • Intrinsic stresses are generated during deposition. The stress state can be evaluated with freestanding films (or films on flexible substrates). Some general observations regarding stresses in thin films is provided below for reference:
      • 1. Tensile: typically, an upward curve is generated due to repulsive forces between tapered grains in zone 1 structure formed by evaporation or sputtering with high pressure and low power.
      • 2. Compressive: typically, a downward curve is generated due to atomic peening of crystal grains by reflected neutrals during sputtering.
      • 3. Metals with Body Centered Cubic (BCC) structure, e.g., W, Ta (mostly refractory metals), can have extremely high compressive stress due to open lattice that allows atoms to be easily displaced.
      • 4. Metals with Face Centered Cubic (FCC) structure, e.g., Cu, Al and Au (most noble metals), have very little intrinsic stress (low re-crystallization temperature).
      • 5. Dielectric (CVD) films can be tensile or compressive depending on deposition parameters, e.g., temperature and plasma power.
  • The macro stresses in the wafer can be measured by measuring the bow in the wafer and translating the values to stresses through Poisson's equations. In general, a positive wafer gap during the wafer bow measurement indicates tensile stresses in the wafers and a negative wafer gap indicates compressive stresses. FIG. 2 shows a normalized graph with stress accumulated on a wafer at various stages in the BEOL Cu/Low-k wafer processing.
  • It is evident from FIG. 2 that the tensile stresses on the wafer keep increasing in the wafer as more and more metallization steps are added to the film and the wafer experiences maximum tensile stress during deposition of the Aluminum pad. Aluminum and copper are known to contribute to tensile stresses, while the dielectric films can contribute to tensile or compressive stresses based on deposition conditions like temperature, time, etc. As the tensile stresses in the wafer build-up, the wafer can bow due to the warpage or macro stress distributions from the center to the edge of the wafer. However, the local stress distribution in the Aluminum pads is harder to characterize.
  • OBJECTS AND SUMMARY
  • An object of an embodiment of the present invention is to provide a passivation integration scheme and pad structure which provides for more uniform IMC formation and increased surface area.
  • Another object of an embodiment of the present invention is to provide a passivation integration scheme and pad structure which provides for a reduction in IMC crack initiation and propagation between the Al-Au interface and for improved reliability of wire bonded parts with Cu/Low-K metallization.
  • Briefly, and in accordance with at least one of the foregoing objects, the present invention is directed at providing passivation integration schemes and pad structures to reduce the stress gradients and/or improve the contact surface existing between the Al in the pad and the gold wire bond. One of the pad structures which is in accordance with an embodiment of the present invention provides a plurality of recessed pad areas which are formed in a single aluminum pad. An oxide mesa can be provided under the aluminum pad. Another pad structure which is in accordance with an embodiment of the present invention provides a single recessed pad area which is formed in a single aluminum pad, and the aluminum pad is disposed above a copper pad and a plurality of trench/via pads. Still another pad structure which is in accordance with an embodiment of the present invention provides a single recessed pad area which is formed in a single aluminum pad, and the aluminum pad is disposed above a portion of a copper pad, such that the aluminum pad and the copper pad are staggered relative to each other.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The organization and manner of the structure and operation of the invention, together with further objects and advantages thereof, may best be understood by reference to the following description, taken in connection with the accompanying drawing, wherein:
  • FIG. 1 is an X-SEM of a bonded die, showing IMC cracking;
  • FIG. 2 is a graph which shows normalized stress on a wafer at various metallization steps in the BEOL Cu/Low-k steps, wherein a positive value for stress indicates tensile stress and a negative value for stress indicates compressive stress;
  • FIG. 3 provides cross-sectional views relating to a prior art passivation scheme, wherein aluminum pads are defined post R2 module;
  • FIG. 4 provides a cross-sectional view relating to the prior art passivation scheme, wherein a passivation 2 stack is deposited and a pad area is opened for bonding;
  • FIG. 5 provides cross-sectional views relating to a passivation scheme which is in accordance with an embodiment of the present invention, wherein a plurality of oxide slots are formed in pad areas, post R2 module;
  • FIG. 6 provides cross-sectional views relating to the passivation scheme which is in accordance with an embodiment of the present invention, wherein a plurality of slots are formed in an aluminum pad;
  • FIG. 7 provides a cross-sectional view relating to the passivation scheme which is in accordance with an embodiment of the present invention, wherein a passivation 2 stack is deposited and a pad area is opened for bonding;
  • FIG. 8 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure shown in FIG. 7;
  • FIG. 9 provides a cross-sectional view relating to a pad structure which is in accordance with another embodiment of the present invention, wherein an oxide mesa is formed under the aluminum pad;
  • FIG. 10 provides a cross-sectional view relating to a pad structure which is in accordance with still another embodiment of the present invention, wherein a single slot is formed in the aluminum pad, but the aluminum pad is above a plurality of copper pads;
  • FIG. 11 provides a top view of a wafer, wherein the pad structure shown in FIG. 10 is used in association with peripheral vias;
  • FIG. 12 provides a top view of a wafer, wherein the pad structure shown in FIG. 10 is used in association with peripheral trenches;
  • FIG. 13 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure shown in FIG. 10;
  • FIG. 14 provides a cross-sectional view relating to a pad structure which is in accordance with still another embodiment of the present invention, wherein an aluminum pad is staggered relative to a copper pad under the aluminum pad;
  • FIG. 15 provides a top view of a wafer, wherein the pad structure shown in FIG. 14 is being utilized; and
  • FIG. 16 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure shown in FIG. 14.
  • DESCRIPTION
  • While the invention may be susceptible to embodiment in different forms, there are shown in the drawings, and herein will be described in detail, specific embodiments of the invention. The present disclosure is to be considered an example of the principles of the invention, and is not intended to limit the invention to that which is illustrated and described herein.
  • The present invention proposes modified passivation integration schemes and pad structures to reduce the stress gradients and/or improve the contact surface existing between the Al in the pad and the gold wire bond. This results in more uniform IMC formation and increased surface area, and helps in reducing the IMC crack initiation and propagation between the Al-Au interface and improve the reliability of wire bonded parts with Cu/Low-K metallization.
  • In FIGS. 3-7, 9, 10 and 14, reference numeral 100 is used to identify oxide, reference numeral 102 is used to identify SiN, and reference numeral 104 is used to identify a barrier layer.
  • For comparison, a prior art passivation scheme is as follows:
  • 1. Define aluminum pads post R2 Module (see FIG. 3).
      • a. Deposit Passivation 1 Stack (SiN/Oxide) (identified with reference numeral 20 in FIG. 3);
      • b. Passivation 1 mask and etch to define the pad and/or fuse area (identified with reference numeral 22 in FIG. 3);
      • c. TaN/Al-Cu metal stack and hard mask (SiON) deposition; and
      • d. Aluminum pad mask and etch (in FIG. 3, the mask is identified with reference numeral 24, the etching is represented by arrows 26, and the aluminum pad is identified with reference numeral 28).
  • 2. Passivation 2 and opening of the pad (final pad structure) (see FIG. 4).
      • a. Deposit Passivation 2 Stack (Oxide/SiN/Oxide/SiN) (identified with reference numeral 30 in FIG. 4);
      • b. Passivation 2 mask and etch to open the pad area for bonding (in FIG. 4, the pad area is identified with reference numeral 32)
  • As shown in FIG. 4, this passivation scheme provides that a single copper pad 34 is disposed under an aluminum pad 28 which has a single pad area 36 formed therein for bonding to a wire.
  • In contrast, as shown in FIG. 7, an embodiment of the present invention provides a pad structure 50 which includes a copper pad 52, an aluminum pad 54 above the copper pad 52, and a plurality of recessed pad areas 56 formed in the aluminum pad 54, such that the pad 54 consist of a plurality of slots 56 and islands 58. FIGS. 5-8 illustrate a passivation scheme which may be used to provide such a pad structure. The passivation scheme includes the following steps:
  • 1. Define oxide slots/islands in the pad area post R2 module (see FIG. 5).
      • a. Perform the same steps as the scheme described with regard to FIGS. 3 and 4, up to Passivation 1 deposition (SiN/Oxide) (identified with reference numeral 60 in FIG. 5); and
      • b. Slotted Passivation 1 mask and etch to define slots/islands in the oxide 61 (in FIG. 6, the mask is identified with reference numeral 62, and the slots and islands which are formed as a result of the etching are identified with reference numerals 64 and 66, respectively).
  • 2. Slotted/Island aluminum pad formation (see FIG. 6).
      • a. TaN/Al-Cu metal stack and hard mask (SiON) deposition; and
      • b. Aluminum pad mask and etch to form slotted/island aluminum pad (in FIG. 6, the aluminum pad is identified with reference numeral 54, the mask is identified with reference numeral 72, the slots which are formed by the etching is identified with reference numeral 56, and the islands are identified with reference numeral 58).
  • 3. Passivation 2 deposition and opening of pad (final pad structure) (see FIG. 7).
      • a. Deposit Passivation 2 Stack (Oxide/SiN/Oxide/SiN) (identified with reference numeral 73 in FIG. 7); and
      • b. Passivation 2 mask and etch to open the pad area 74 for bonding (i.e., to the slots 56).
  • FIG. 8 is a block flow diagram which illustrates the passivation scheme which can be used to obtain the pad structure 50 shown in FIG. 7, and is self-explanatory in light of FIGS. 5-7 and the foregoing description.
  • FIG. 9 illustrates a pad structure 50 a which is in accordance with another embodiment of the present invention, wherein an oxide mesa 80 is formed under the aluminum pad 54, between two slots 56 (i.e., pads). The scheme used to form such a pad structure may be the same integration flow as described above with regard to FIGS. 5-8, but using a different passivation mask in order to create the oxide mesa 80 at the center of the pad with peripheral perimeter contact to the Met R2 pad 52 below.
  • The primary advantage of the pad structure shown in FIG. 9 is that the local stress in the aluminum film 54 is dictated by the large interface between the oxide mesa 80 and the aluminum pad film 54 and not by the interface between the tensile copper pad 52 and the aluminum film 54. This results in more controlled IMC formation and growth as well as the formation of the desired IMC phases that reduce crack formation and propagation.
  • Additional integration schemes can be used to limit the copper film/aluminum film interface and replace it with the more compressive IMD film/aluminum film interfaces offering the advantage listed above. These structures formed using different structure Met R2 Trench/Via masks or Passivation 1 Mask combinations to define the pad region are described below.
  • FIG. 10 provides a cross-sectional view relating to a pad structure 50 b which is in accordance with still another embodiment of the present invention, wherein a single slot 56 is formed in the aluminum pad 54, and peripheral via/trench pad structures 82 are provided under the aluminum pad 54, on each side of an oxide mesa 53. FIG. 11 shows a wafer 84 where the pad structure 50 b shown in FIG. 10 is used in association with peripheral vias, and FIG. 12 shows a wafer 86 where the pad structure 50 b shown in FIG. 10 is used in association with peripheral trenches. FIG. 13 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure 50 b shown in FIG. 10, and is self-explanatory in light of FIG. 10 and the foregoing description.
  • FIG. 14 provides a cross-sectional view relating to a pad structure 50 c which is in accordance with still another embodiment of the present invention, wherein an aluminum pad 54 is staggered relative to a copper pad 52 under the aluminum pad 54. FIG. 15 provides a top view of a wafer 88, wherein the pad structure shown in FIG. 14 is being utilized. FIG. 16 is a block flow diagram which illustrates a passivation scheme which can be used to obtain the pad structure 50 c shown in FIG. 14, and is self-explanatory in light of FIG. 14 and the foregoing description.
  • The present invention proposes passivation integration schemes and pad structures which reduce the stress gradients and/or improve the contact surface existing between the aluminum in the pad and the gold wire bond. This results in more uniform IMC formation and increased surface area, and helps in reducing the IMC crack initiation and propagation between the Al-Au interface and improves the reliability of wire bonded parts with Cu/Low-K metallization.
  • While embodiments of the present invention are shown and described, it is envisioned that those skilled in the art may devise various modifications of the present invention without departing from the spirit and scope of the appended claims.

Claims (14)

1. A pad structure comprising: at least one copper pad; an aluminum pad above the copper pad, and a plurality of recessed pad areas formed in the aluminum pad.
2. A pad structure as recited in claim 1, further comprising an oxide mesa disposed between the copper pad and the aluminum pad, and wherein the oxide mesa is disposed between two of the recessed pad areas formed in the aluminum pad.
3. A pad structure as recited in claim 1, further comprising a dielectric layer disposed between the copper pad and the aluminum pad, and wherein the dielectric layer is disposed between two of the recessed pad areas formed in the aluminum pad.
4. A pad structure as recited in claim 1, wherein aluminum pad is above a single copper pad, as opposed to a plurality of copper pads being disposed below the aluminum pad.
5. A pad structure comprising: a copper pad; a single aluminum pad above the copper pad, and at least one recessed pad area formed in the aluminum pad, said aluminum pad being disposed above trench/via pads which are disposed proximate the copper pad.
6. A pad structure comprising: at least one copper pad; an aluminum pad above the copper pad, and at least one recessed pad area formed in the aluminum pad, wherein the copper pad and the aluminum pad are staggered relative to each other.
7. A pad structure as recited in claim 6, wherein the aluminum pad is above a single copper pad, as opposed to a plurality of copper pads being disposed below the aluminum pad.
8. A passivation scheme for forming a pad structure which includes at least one copper pad, an aluminum pad above the copper pad, and a plurality of recessed pad areas formed in the aluminum pad, said passivation scheme comprising: providing a multiple-layer stack which includes the copper pad and a dielectric layer above the copper pad; masking the stack; etching the stack such that a plurality of slots are formed in the dielectric layer, above the copper pad; depositing aluminum in the slots; and masking and etching the stack to form a plurality of recessed pad areas in the aluminum.
9. A passivation scheme as recited in claim 8, further comprising forming an oxide mesa between the copper pad and the aluminum pad, wherein the oxide mesa is disposed between two of the recessed pad areas formed in the aluminum pad.
10. A passivation scheme as recited in claim 8, further comprising providing a dielectric layer between the copper pad and the aluminum pad, wherein the dielectric layer is disposed between two of the recessed pad areas formed in the aluminum pad.
11. A passivation scheme as recited in claim 8, further comprising providing that the aluminum pad is above a single copper pad, as opposed to a plurality of copper pads being disposed below the aluminum pad.
12. A passivation scheme for forming a pad structure which includes an oxide mesa, a single aluminum pad above the oxide mesa, trench/via pads disposed proximate the oxide mesa, and at least one recessed pad area formed in the aluminum pad, said passivation scheme comprising: providing a multiple-layer stack which includes the oxide mesa, the trench/via pads disposed proximate the copper pad, and a dielectric layer above the oxide mesa; masking the stack; etching the stack such that at least one slot is formed in the dielectric layer, above the oxide mesa; depositing aluminum in the at least one slot; and masking and etching the stack to form at least one recessed pad area in the aluminum.
13. A passivation scheme for forming a pad structure which includes at least one copper pad; an aluminum pad above the copper pad, and at least one recessed pad area formed in the aluminum pad, wherein the copper pad and the aluminum pad are staggered relative to each other, said passivation scheme comprising: providing a multiple-layer stack which includes the copper pad and a dielectric layer above the copper pad; masking the stack; etching the stack such that at least one slot is formed in the dielectric layer, above the copper pad; depositing aluminum in the at least one slot; and masking and etching the stack to form at least one recessed pad area in the aluminum.
14. A passivation scheme as recited in claim 13, further comprising providing that the aluminum pad is above a single copper pad, as opposed to a plurality of copper pads being disposed below the aluminum pad.
US11/283,219 2005-11-18 2005-11-18 Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing Active 2025-12-25 US8552560B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11/283,219 US8552560B2 (en) 2005-11-18 2005-11-18 Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing
US14/045,081 US20140030541A1 (en) 2005-11-18 2013-10-03 Alternate pad structures/passivation integration schemes to reduce or eliminate imc cracking in post wire bonded dies during cu/low-k beol processing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/283,219 US8552560B2 (en) 2005-11-18 2005-11-18 Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/045,081 Division US20140030541A1 (en) 2005-11-18 2013-10-03 Alternate pad structures/passivation integration schemes to reduce or eliminate imc cracking in post wire bonded dies during cu/low-k beol processing

Publications (2)

Publication Number Publication Date
US20070114667A1 true US20070114667A1 (en) 2007-05-24
US8552560B2 US8552560B2 (en) 2013-10-08

Family

ID=38052695

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/283,219 Active 2025-12-25 US8552560B2 (en) 2005-11-18 2005-11-18 Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing
US14/045,081 Abandoned US20140030541A1 (en) 2005-11-18 2013-10-03 Alternate pad structures/passivation integration schemes to reduce or eliminate imc cracking in post wire bonded dies during cu/low-k beol processing

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/045,081 Abandoned US20140030541A1 (en) 2005-11-18 2013-10-03 Alternate pad structures/passivation integration schemes to reduce or eliminate imc cracking in post wire bonded dies during cu/low-k beol processing

Country Status (1)

Country Link
US (2) US8552560B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090042053A1 (en) * 2007-08-06 2009-02-12 Chin-Hsiang Lin Dielectric layer structure and manufacturing method thereof
US20130313722A1 (en) * 2012-05-22 2013-11-28 Samsung Electronics Co., Ltd. Through-silicon via (tsv) semiconductor devices having via pad inlays
US9437574B2 (en) 2013-09-30 2016-09-06 Freescale Semiconductor, Inc. Electronic component package and method for forming same
US9515034B2 (en) 2014-01-03 2016-12-06 Freescale Semiconductor, Inc. Bond pad having a trench and method for forming

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9200236B2 (en) 2011-11-17 2015-12-01 Heliae Development, Llc Omega 7 rich compositions and methods of isolating omega 7 fatty acids
US20130241058A1 (en) * 2012-03-16 2013-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Wire Bonding Structures for Integrated Circuits
US11211301B2 (en) * 2020-02-11 2021-12-28 Taiwan Semiconductor Manufacturing Company Limited Semiconductor device and method of manufacture
US11646279B2 (en) 2021-02-25 2023-05-09 Globalfoundries Singapore Pte. Ltd. Contact pad structures and methods for fabricating contact pad structures

Citations (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5106461A (en) * 1989-04-04 1992-04-21 Massachusetts Institute Of Technology High-density, multi-level interconnects, flex circuits, and tape for tab
US5128737A (en) * 1990-03-02 1992-07-07 Silicon Dynamics, Inc. Semiconductor integrated circuit fabrication yield improvements
US5248903A (en) * 1992-09-18 1993-09-28 Lsi Logic Corporation Composite bond pads for semiconductor devices
US5656858A (en) * 1994-10-19 1997-08-12 Nippondenso Co., Ltd. Semiconductor device with bump structure
US5659201A (en) * 1995-06-05 1997-08-19 Advanced Micro Devices, Inc. High conductivity interconnection line
US5751065A (en) * 1993-08-05 1998-05-12 Lucent Technologies Inc. Integrated circuit with active devices under bond pads
US5854514A (en) * 1996-08-05 1998-12-29 International Buisness Machines Corporation Lead-free interconnection for electronic devices
US6037664A (en) * 1997-08-20 2000-03-14 Sematech Inc Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
US6187680B1 (en) * 1998-10-07 2001-02-13 International Business Machines Corporation Method/structure for creating aluminum wirebound pad on copper BEOL
US6306750B1 (en) * 2000-01-18 2001-10-23 Taiwan Semiconductor Manufacturing Company Bonding pad structure to prevent inter-metal dielectric cracking and to improve bondability
US20010051426A1 (en) * 1999-11-22 2001-12-13 Scott K. Pozder Method for forming a semiconductor device having a mechanically robust pad interface.
US6350705B1 (en) * 1998-08-10 2002-02-26 Mecic Corporation Wafer scale packaging scheme
US6426556B1 (en) * 2001-01-16 2002-07-30 Megic Corporation Reliable metal bumps on top of I/O pads with test probe marks
US6440833B1 (en) * 2000-07-19 2002-08-27 Taiwan Semiconductor Manufacturing Company Method of protecting a copper pad structure during a fuse opening procedure
US6563216B1 (en) * 1999-08-05 2003-05-13 Seiko Instruments Inc. Semiconductor device having a bump electrode
US20030127502A1 (en) * 2001-04-26 2003-07-10 Alvarez Romeo Emmanuel P. Method for forming a wafer level chip scale package, and package formed thereby
US6614091B1 (en) * 2002-03-13 2003-09-02 Motorola, Inc. Semiconductor device having a wire bond pad and method therefor
US6620720B1 (en) * 2000-04-10 2003-09-16 Agere Systems Inc Interconnections to copper IC's
US6642597B1 (en) * 2002-10-16 2003-11-04 Lsi Logic Corporation Inter-layer interconnection structure for large electrical connections
US20030222348A1 (en) * 2002-05-29 2003-12-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US6689680B2 (en) * 2001-07-14 2004-02-10 Motorola, Inc. Semiconductor device and method of formation
US6717270B1 (en) * 2003-04-09 2004-04-06 Motorola, Inc. Integrated circuit die I/O cells
US6743979B1 (en) * 2003-08-29 2004-06-01 Lsi Logic Corporation Bonding pad isolation
US20040134974A1 (en) * 2003-01-10 2004-07-15 Se-Yong Oh Solder bump structure and method for forming a solder bump
US6798035B1 (en) * 2003-06-20 2004-09-28 Lsi Logic Corporation Bonding pad for low k dielectric
US20040201101A1 (en) * 2003-04-10 2004-10-14 Kang Seung H. Aluminum pad power bus and signal routing for integrated circuit devices utilizing copper technology interconnect structures
US6825563B1 (en) * 2003-10-09 2004-11-30 Lsi Logic Corporation Slotted bonding pad
US6841872B1 (en) * 2000-01-05 2005-01-11 Hynix Semiconductor Inc. Semiconductor package and fabrication method thereof
US6864578B2 (en) * 2003-04-03 2005-03-08 International Business Machines Corporation Internally reinforced bond pads
US20060006552A1 (en) * 2004-07-08 2006-01-12 Fasl, Llc. Bond pad structure for copper metallization having increased reliability and method for fabricating same
US7049170B2 (en) * 2003-12-17 2006-05-23 Tru-Si Technologies, Inc. Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities
US7242099B2 (en) * 2001-03-05 2007-07-10 Megica Corporation Chip package with multiple chips connected by bumps
US7301231B2 (en) * 2004-09-30 2007-11-27 Agere Systems, Inc. Reinforced bond pad for a semiconductor device
US7364998B2 (en) * 2005-07-21 2008-04-29 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming high reliability bump structure

Patent Citations (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5106461A (en) * 1989-04-04 1992-04-21 Massachusetts Institute Of Technology High-density, multi-level interconnects, flex circuits, and tape for tab
US5128737A (en) * 1990-03-02 1992-07-07 Silicon Dynamics, Inc. Semiconductor integrated circuit fabrication yield improvements
US5248903A (en) * 1992-09-18 1993-09-28 Lsi Logic Corporation Composite bond pads for semiconductor devices
US5751065A (en) * 1993-08-05 1998-05-12 Lucent Technologies Inc. Integrated circuit with active devices under bond pads
US5656858A (en) * 1994-10-19 1997-08-12 Nippondenso Co., Ltd. Semiconductor device with bump structure
US5659201A (en) * 1995-06-05 1997-08-19 Advanced Micro Devices, Inc. High conductivity interconnection line
US5854514A (en) * 1996-08-05 1998-12-29 International Buisness Machines Corporation Lead-free interconnection for electronic devices
US6037664A (en) * 1997-08-20 2000-03-14 Sematech Inc Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
US6350705B1 (en) * 1998-08-10 2002-02-26 Mecic Corporation Wafer scale packaging scheme
US6187680B1 (en) * 1998-10-07 2001-02-13 International Business Machines Corporation Method/structure for creating aluminum wirebound pad on copper BEOL
US6563216B1 (en) * 1999-08-05 2003-05-13 Seiko Instruments Inc. Semiconductor device having a bump electrode
US20010051426A1 (en) * 1999-11-22 2001-12-13 Scott K. Pozder Method for forming a semiconductor device having a mechanically robust pad interface.
US6841872B1 (en) * 2000-01-05 2005-01-11 Hynix Semiconductor Inc. Semiconductor package and fabrication method thereof
US6306750B1 (en) * 2000-01-18 2001-10-23 Taiwan Semiconductor Manufacturing Company Bonding pad structure to prevent inter-metal dielectric cracking and to improve bondability
US6620720B1 (en) * 2000-04-10 2003-09-16 Agere Systems Inc Interconnections to copper IC's
US6440833B1 (en) * 2000-07-19 2002-08-27 Taiwan Semiconductor Manufacturing Company Method of protecting a copper pad structure during a fuse opening procedure
US6426556B1 (en) * 2001-01-16 2002-07-30 Megic Corporation Reliable metal bumps on top of I/O pads with test probe marks
US7242099B2 (en) * 2001-03-05 2007-07-10 Megica Corporation Chip package with multiple chips connected by bumps
US20030127502A1 (en) * 2001-04-26 2003-07-10 Alvarez Romeo Emmanuel P. Method for forming a wafer level chip scale package, and package formed thereby
US6689680B2 (en) * 2001-07-14 2004-02-10 Motorola, Inc. Semiconductor device and method of formation
US6614091B1 (en) * 2002-03-13 2003-09-02 Motorola, Inc. Semiconductor device having a wire bond pad and method therefor
US20030222348A1 (en) * 2002-05-29 2003-12-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US6642597B1 (en) * 2002-10-16 2003-11-04 Lsi Logic Corporation Inter-layer interconnection structure for large electrical connections
US7160805B1 (en) * 2002-10-16 2007-01-09 Lsi Logic Corporation Inter-layer interconnection structure for large electrical connections
US20040134974A1 (en) * 2003-01-10 2004-07-15 Se-Yong Oh Solder bump structure and method for forming a solder bump
US6864578B2 (en) * 2003-04-03 2005-03-08 International Business Machines Corporation Internally reinforced bond pads
US6717270B1 (en) * 2003-04-09 2004-04-06 Motorola, Inc. Integrated circuit die I/O cells
US20040201101A1 (en) * 2003-04-10 2004-10-14 Kang Seung H. Aluminum pad power bus and signal routing for integrated circuit devices utilizing copper technology interconnect structures
US6798035B1 (en) * 2003-06-20 2004-09-28 Lsi Logic Corporation Bonding pad for low k dielectric
US6743979B1 (en) * 2003-08-29 2004-06-01 Lsi Logic Corporation Bonding pad isolation
US6825563B1 (en) * 2003-10-09 2004-11-30 Lsi Logic Corporation Slotted bonding pad
US7049170B2 (en) * 2003-12-17 2006-05-23 Tru-Si Technologies, Inc. Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities
US20060006552A1 (en) * 2004-07-08 2006-01-12 Fasl, Llc. Bond pad structure for copper metallization having increased reliability and method for fabricating same
US7301231B2 (en) * 2004-09-30 2007-11-27 Agere Systems, Inc. Reinforced bond pad for a semiconductor device
US7364998B2 (en) * 2005-07-21 2008-04-29 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming high reliability bump structure

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090042053A1 (en) * 2007-08-06 2009-02-12 Chin-Hsiang Lin Dielectric layer structure and manufacturing method thereof
US7858532B2 (en) * 2007-08-06 2010-12-28 United Microelectronics Corp. Dielectric layer structure and manufacturing method thereof
US20110065285A1 (en) * 2007-08-06 2011-03-17 Chin-Hsiang Lin Dielectric layer structure and manufacturing method thereof
US7960826B2 (en) 2007-08-06 2011-06-14 United Microelectronics Corp. Dielectric layer structure
US20110204491A1 (en) * 2007-08-06 2011-08-25 Chin-Hsiang Lin Dielectric layer structure
US8183166B2 (en) 2007-08-06 2012-05-22 United Microelectronics Corp. Dielectric layer structure and manufacturing method thereof
US20130313722A1 (en) * 2012-05-22 2013-11-28 Samsung Electronics Co., Ltd. Through-silicon via (tsv) semiconductor devices having via pad inlays
US9437574B2 (en) 2013-09-30 2016-09-06 Freescale Semiconductor, Inc. Electronic component package and method for forming same
US9515034B2 (en) 2014-01-03 2016-12-06 Freescale Semiconductor, Inc. Bond pad having a trench and method for forming

Also Published As

Publication number Publication date
US8552560B2 (en) 2013-10-08
US20140030541A1 (en) 2014-01-30

Similar Documents

Publication Publication Date Title
US20140030541A1 (en) Alternate pad structures/passivation integration schemes to reduce or eliminate imc cracking in post wire bonded dies during cu/low-k beol processing
US8592307B2 (en) Modulated deposition process for stress control in thick TiN films
US10665543B2 (en) Oxidation resistant barrier metal process for semiconductor devices
US20020027289A1 (en) Semiconductor device with an improved bonding pad structure and method of bonding bonding wires to bonding pads
US20070145583A1 (en) Semiconductor device and method of manufacturing the same
US7531442B2 (en) Eliminate IMC cracking in post wirebonded dies: macro level stress reduction by modifying dielectric/metal film stack in be layers during Cu/Low-K processing
US6753259B2 (en) Method of improving the bondability between Au wires and Cu bonding pads
US20130026633A1 (en) Multilayer Metallization with Stress-Reducing Interlayer
US20220130726A1 (en) Semiconductor packaging method and semiconductor structure
US8076779B2 (en) Reduction of macro level stresses in copper/low-K wafers
US7816791B2 (en) Bonding pad for contacting a device
US6617231B1 (en) Method for forming a metal extrusion free via
US7205673B1 (en) Reduce or eliminate IMC cracking in post wire bonded dies by doping aluminum used in bond pads during Cu/Low-k BEOL processing
US7151052B2 (en) Multiple etch-stop layer deposition scheme and materials
US20100181617A1 (en) Method for Forming a Patterned Thick Metallization atop a Power Semiconductor Chip
JP2891161B2 (en) Wiring formation method
US7179743B2 (en) Titanium underlayer for lines in semiconductor devices
US6888258B2 (en) Semiconductor device including copper interconnect line and bonding pad, and method of manufacturing the same
US20080014732A1 (en) Application of PVD W/WN bilayer barrier to aluminum bondpad in wire bonding
JP2001110809A (en) Semiconductor device
JP3671607B2 (en) Semiconductor device and manufacturing method thereof
US11929296B2 (en) Relating to passivation layers

Legal Events

Date Code Title Description
AS Assignment

Owner name: LSI LOGIC CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BHATT, HEMANSHU;VIJAY, DILIP;PALLINTI, JAYANTHI;AND OTHERS;SIGNING DATES FROM 20051104 TO 20051114;REEL/FRAME:017265/0973

Owner name: LSI LOGIC CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BHATT, HEMANSHU;VIJAY, DILIP;PALLINTI, JAYANTHI;AND OTHERS;REEL/FRAME:017265/0973;SIGNING DATES FROM 20051104 TO 20051114

AS Assignment

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: MERGER;ASSIGNOR:LSI SUBSIDIARY CORP.;REEL/FRAME:020548/0977

Effective date: 20070404

Owner name: LSI CORPORATION,CALIFORNIA

Free format text: MERGER;ASSIGNOR:LSI SUBSIDIARY CORP.;REEL/FRAME:020548/0977

Effective date: 20070404

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031

Effective date: 20140506

AS Assignment

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:033102/0270

Effective date: 20070406

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388

Effective date: 20140814

AS Assignment

Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA

Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020

Effective date: 20180124

AS Assignment

Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:050635/0001

Effective date: 20171208

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8