US20070096255A1 - High resistance cmos resistor - Google Patents
High resistance cmos resistor Download PDFInfo
- Publication number
- US20070096255A1 US20070096255A1 US11/567,349 US56734906A US2007096255A1 US 20070096255 A1 US20070096255 A1 US 20070096255A1 US 56734906 A US56734906 A US 56734906A US 2007096255 A1 US2007096255 A1 US 2007096255A1
- Authority
- US
- United States
- Prior art keywords
- well
- region
- cmos
- disposed
- field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/20—Resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0802—Resistors only
Definitions
- the present invention relates to a semiconductor structure, and more specifically to a high resistance CMOS resistor.
- resistor elements In the area of analog circuits, resistor elements having high-resistance values (100 k ⁇ -500 k ⁇ ) are sometimes desired. The demand for such resistors is especially common in the field of power-relative analog circuits.
- many power-relative analog circuits include voltage dividers constructed from a pair of CMOS resistors. Such voltage dividers provide reference voltages that are stepped down from a supply voltage. The higher the resistance of the resistors is, the less standby power will be consumed.
- CMOS resistors are either junction resistors or film resistors.
- Common junction resistor types include NW resistors, PW resistors, NDIFF(N+S/D) resistors, and PDIFF(N+S/D) resistors.
- Common film resistor types include Poly resistors, M1 resistors, and M2 resistors.
- resistors have satisfactory resistor characteristics, their resistance is generally limited to 1 k ⁇ -5 k ⁇ per square.
- a high-resistance element When a high-resistance element is required, it can be created either by using extra die space, or by performing additional masking steps during the manufacturing process. However, neither of these alternatives is desirable because they both increase the cost of manufacturing the circuit.
- CMOS resistor having a significantly higher resistance per square than existing CMOS resistors. Furthermore, the process for manufacturing such a CMOS resistor should not require any additional masking steps.
- the present invention provides a CMOS resistor with a relatively small die-size.
- CMOS component can reduce the cost and the die-size of existing circuits to fabricate many novel CMOS circuit designs.
- CMOS resistors generally do not exceed 1 k ⁇ -5 k ⁇ per square
- the present invention presents a high resistance CMOS resistor having a high resistance, for example, from 10 k to 20 k ⁇ per square.
- the process according to the present invention does not require any additional masking steps.
- a CMOS resistor includes a p-field region disposed in a n-well of a substrate and a pair of p-type contact regions respectively disposed beside a field oxide layer in the n-well.
- the pair of p-type contact regions are respectively connected to two sides of the p-field region as a first ohmic contact and a second ohmic contact for the CMOS resistor.
- a semiconductor structure of a CMOS resistor includes a p-type silicon substrate; an n-well disposed in the p-type silicon substrate; a p-well disposed in a non-active area of the p-type silicon substrate; a first p-field region disposed in the p-well; a second p-field region disposed in the n-well; a field oxide layer disposed on the first p-field region and the second p-field region; an n-type contact region disposed in the n-well; and a two p-type contact regions respectively disposed beside the field oxide layer in the n-well as a first ohmic contact and a second ohmic contact.
- the CMOS resistor according to the present invention substantially reduces the standby power consumption of voltage dividers that are widely used for generating reference voltages.
- a CMOS resistor having a resistance of 10 k ⁇ -20 k ⁇ per square could also substantially reduce the manufacturing and operating costs of many other existing circuits.
- a higher resistance per square could also make many new analog circuit designs involving high-resistance resistors possible.
- FIG. 1 is a cross-sectional view illustrating a step of forming an n-well in a p-type silicon substrate according to an embodiment of the present invention.
- FIG. 2 is a cross-sectional view illustrating a step of forming a p-well and the n-well in the p-type silicon substrate according to an embodiment of the present invention.
- FIG. 3 is a cross-sectional view illustrating a step of forming an active area in the p-type silicon substrate according to an embodiment of the present invention.
- FIG. 4 is a cross-sectional view illustrating a step of forming a p-field area in the n-well and forming another p-field area in the p-well according to an embodiment of the present invention.
- FIG. 5 is a cross-sectional view illustrating a step of performing a field oxidation process according to an embodiment of the present invention.
- FIG. 6 is a cross-sectional view illustrating a step of forming an n-type contact region according to an embodiment of the present invention.
- FIG. 7 is a cross-sectional view illustrating a step of forming two p-type contact regions according to an embodiment of the present invention.
- FIG. 8 is a cross-sectional view illustrating steps of forming two metal contact plugs, and a passivation layer according to an embodiment of the present invention.
- a high resistance CMOS resistor is provided.
- the process of fabricating the high resistance CMOS resistor comprises for example, the following steps.
- An n-well and a p-well are formed in a p-type silicon substrate.
- a nitride layer is then deposited over the p-type silicon substrate.
- photolithography and etching steps are used to pattern the nitride layer to form a patterned mask layer for defining a non-active area and active area over the p-type silicon substrate.
- some p-type ions are implanted into the non-active area of the p-well.
- Some channel-stops are also implanted for increasing the isolation capability.
- the CMOS process includes injecting the same p-type ions into the n-well to form a p-field region. After that, a field oxide is formed on the CMOS resistor. Heavily doped p-type contact regions are formed as the ohmic contacts of the CMOS resistor, after the photolithography, etching, and implanting steps. Finally, two contact openings and two metal contact plugs are formed to electrically connect two ohmic contacts of the CMOS resistor. Thus, a high resistance resistor is formed without requiring any additional masking steps. In addition, this process is fully compatible with standard CMOS processes.
- phosphorus ions are implanted in a p-type silicon substrate 20 to form an n-well 22 .
- the p-type silicon substrate 20 is doped with boron ions to achieve a resistance of 8 ⁇ -12 ⁇ per cm.
- the n-well 22 can be formed via well-known photolithography, etching and implantation process as follows. A photoresist layer is formed over the p-type silicon substrate 20 . Next, the photoresist layer is exposed using a mask to expose predetermined portions of the photoresist layers.
- the exposed photoresist is etched to remove the predetermined portions of the p-type silicon substrate 20 .
- an ion implementation is then carried out using an energy level of 100 KeV using phosphorus ions with a dosage level ranging from 6 ⁇ 10 12 to 9 ⁇ 10 12 ions/cm 2 .
- boron ions are implanted into the p-type silicon substrate 20 to form a p-well 30 .
- the implantation is done using an energy level of 40 KeV, with a dosage level ranging from 8 ⁇ 10 12 to 9 ⁇ 10 12 ions/cm 2 .
- a thermal annealing process is carried at, for example, a temperature of about 1150° C., to diffuse the n-type and p-type ions into the respective regions within the p-type silicon substrate 20 .
- a pad oxide layer 40 having a thickness of about 350 angstroms is formed over the surface of the p-type silicon substrate 20 .
- the pad oxide layer 40 is formed, for example but limited to, by performing a thermal oxidation at a temperature of 900° C.
- a nitride layer having a thickness of 1250 angstroms is then deposited at a temperature of 850° C. over the pad oxide layer 40 .
- the nitride layer is etched via photolithography and etching process to form a patterned mask layer 42 over the surface of the pad oxide layer 40 .
- the patterned mask 42 serves as a mask in the subsequent process.
- FIG. 4 shows, performing an ion implantation process 46 using the patterned mask layer 42 as the mask forms a p-field region 50 and a p-field region 52 .
- Boron ions are then implanted at an energy level of 50 KeV with a dosage level ranging from 4 ⁇ 10 13 to 6 ⁇ 10 13 ions/cm 2 .
- the p-field region 50 and the p-field region 52 are formed below the pad oxide layer 40 .
- the p-field implantation is a standard CMOS process.
- the p-field region 50 is implanted into the p-well 30 .
- the p-field region 50 acts as device isolation layers (ie, channel stops).
- the p-field implantation could also be done in an unconventional manner.
- the p-field region 52 is implanted into the n-well 22 in order to form a window into the n-well 22 .
- the p-field region 52 forms a CMOS resistor.
- This step enables the CMOS resistor, according to the present invention, to be built without the use of any additional masking steps.
- a field oxidation process is performed at a temperature of 980° C. to form a field oxide layer 60 over the p-type silicon substrate 20 as shown in FIG. 5 .
- the field oxide layer 60 is grown to a thickness of about 5000-6000 angstroms.
- an n-type contact region 70 is formed in the n-well 22 .
- the n-type contact region 70 can be formed via a conventional photolithography and etching process to form a patterned mask layer exposing predetermined portion of the n-well 22 .
- Arsenic ions are implanted at an energy level of 80 KeV, with a dosage level in a range of 4 ⁇ 10 15 to 6 ⁇ 10 15 ions/cm 2 . The implantation is done with heavier arsenic atoms because this forms the n-type contact region 70 with a shallow depth. This forms a window for the field oxide layer 60 .
- p-type contact regions 80 and 82 are formed in the n-well 22 .
- the p-type contact region 80 and p-type contact region 82 can also be formed by performing conventional photolithography and etching process to form a patterned mask layer, and then using the patterned mask layer as mask. Boron ions are implanted at an energy level of 25 KeV with a dosage level ranging from 2 ⁇ 10 15 to 4 ⁇ 10 15 ions/cm 2 .
- FIG. 7 shows a cross-sectional view of the p-type contact region 82 implanted in the n-well 22 . Therefore, the p-type contact region 80 and the p-type contact region 82 are formed in the n-well 22 .
- the p-type contact regions 80 and 82 act as two ohmic contacts of the CMOS resistor. And this completes the fabrication of a high resistance CMOS resistor.
- contact openings and metal contact plugs are formed to electrically contact the two ohmic contacts of the CMOS resistor.
- a boro-phospho-silicate glass (BPSG) layer 90 is deposited to form two contact openings exposing a portion of the n-type contact region and the two p-type contact regions.
- the thickness of the BPSG layer 90 is in the range of 5,000 to 8,000 angstroms.
- a metal layer 92 having a thickness of 5,000 angstroms is sputtered over the BPSG layer 90 .
- the metal layer 92 is an AlSiCu layer.
- oxide layer 94 having a thickness in the range of 5,000 to 10,000 angstroms is deposited over the resulting structure.
- the oxide layer 94 serves as a passivation layer to protect the CMOS resistor and disposes over the contact plugs covering the CMOS resistor.
- CMOS resistor having high resistance is formed without any additional masking steps.
- this process is fully compatible with standard CMOS processes.
- This CMOS resistor will have a resistance of about 10 k ⁇ -20 k ⁇ per square.
Abstract
A high resistance CMOS resistor with a relatively small die size is provided. The CMOS resistor includes a p-field region disposed in a n-well of a substrate and a pair of p-type contact regions respectively disposed beside a field oxide layer in the n-well. The pair of p-type contact regions are respectively connected to two sides of the p-field region as a first ohmic contact and a second ohmic contact for the CMOS resistor. The CMOS resistor according to the present invention has a resistance of, for example, 10 kΩ-20 kΩ per square.
Description
- This application is a continuation application of a prior application Ser. No. 10/823,238, filed Apr. 12, 2004. All disclosure of the U.S. application is incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor structure, and more specifically to a high resistance CMOS resistor.
- 2. Description of Related Art
- Many common circuits manufactured using CMOS process require resistor elements. In the area of analog circuits, resistor elements having high-resistance values (100 kΩ-500 kΩ) are sometimes desired. The demand for such resistors is especially common in the field of power-relative analog circuits.
- In one common application, many power-relative analog circuits include voltage dividers constructed from a pair of CMOS resistors. Such voltage dividers provide reference voltages that are stepped down from a supply voltage. The higher the resistance of the resistors is, the less standby power will be consumed.
- Currently, most widely used CMOS resistors are either junction resistors or film resistors. Common junction resistor types include NW resistors, PW resistors, NDIFF(N+S/D) resistors, and PDIFF(N+S/D) resistors. Common film resistor types include Poly resistors, M1 resistors, and M2 resistors.
- Though these resistors have satisfactory resistor characteristics, their resistance is generally limited to 1 kΩ-5 kΩ per square. When a high-resistance element is required, it can be created either by using extra die space, or by performing additional masking steps during the manufacturing process. However, neither of these alternatives is desirable because they both increase the cost of manufacturing the circuit.
- Creating a high-resistance resistor (for example, from 100 kΩ to 500 kΩ) with traditional CMOS resistors is often commercially impractical due to die-size and cost restrictions. Therefore, there exists a need for a CMOS resistor having a significantly higher resistance per square than existing CMOS resistors. Furthermore, the process for manufacturing such a CMOS resistor should not require any additional masking steps.
- The present invention provides a CMOS resistor with a relatively small die-size. Such a CMOS component can reduce the cost and the die-size of existing circuits to fabricate many novel CMOS circuit designs.
- While current CMOS resistors generally do not exceed 1 kΩ-5 kΩ per square, the present invention presents a high resistance CMOS resistor having a high resistance, for example, from 10 k to 20 kΩ per square. Furthermore, unlike many existing processes of fabricating CMOS resistors, the process according to the present invention does not require any additional masking steps.
- According to an embodiment of the present invention, a CMOS resistor is provided. The CMOS resistor includes a p-field region disposed in a n-well of a substrate and a pair of p-type contact regions respectively disposed beside a field oxide layer in the n-well. The pair of p-type contact regions are respectively connected to two sides of the p-field region as a first ohmic contact and a second ohmic contact for the CMOS resistor.
- According to an embodiment of the present invention, a semiconductor structure of a CMOS resistor is provided. The semiconductor structure of the CMOS resistor includes a p-type silicon substrate; an n-well disposed in the p-type silicon substrate; a p-well disposed in a non-active area of the p-type silicon substrate; a first p-field region disposed in the p-well; a second p-field region disposed in the n-well; a field oxide layer disposed on the first p-field region and the second p-field region; an n-type contact region disposed in the n-well; and a two p-type contact regions respectively disposed beside the field oxide layer in the n-well as a first ohmic contact and a second ohmic contact.
- The CMOS resistor according to the present invention substantially reduces the standby power consumption of voltage dividers that are widely used for generating reference voltages. A CMOS resistor having a resistance of 10 kΩ-20 kΩ per square could also substantially reduce the manufacturing and operating costs of many other existing circuits. A higher resistance per square could also make many new analog circuit designs involving high-resistance resistors possible.
- However, the scope of this invention is no way limited to the field of low standby-power electronics, or to voltage dividers. There are many other types of circuits that could potentially benefit from the use of such high-resistance CMOS resistors. Still further objects and advantages will become apparent from a consideration of the ensuing description and drawings.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIG. 1 is a cross-sectional view illustrating a step of forming an n-well in a p-type silicon substrate according to an embodiment of the present invention. -
FIG. 2 is a cross-sectional view illustrating a step of forming a p-well and the n-well in the p-type silicon substrate according to an embodiment of the present invention. -
FIG. 3 is a cross-sectional view illustrating a step of forming an active area in the p-type silicon substrate according to an embodiment of the present invention. -
FIG. 4 is a cross-sectional view illustrating a step of forming a p-field area in the n-well and forming another p-field area in the p-well according to an embodiment of the present invention. -
FIG. 5 is a cross-sectional view illustrating a step of performing a field oxidation process according to an embodiment of the present invention. -
FIG. 6 is a cross-sectional view illustrating a step of forming an n-type contact region according to an embodiment of the present invention. -
FIG. 7 is a cross-sectional view illustrating a step of forming two p-type contact regions according to an embodiment of the present invention. -
FIG. 8 is a cross-sectional view illustrating steps of forming two metal contact plugs, and a passivation layer according to an embodiment of the present invention. - According to an embodiment of the present invention, a high resistance CMOS resistor is provided. The process of fabricating the high resistance CMOS resistor comprises for example, the following steps. An n-well and a p-well are formed in a p-type silicon substrate. A nitride layer is then deposited over the p-type silicon substrate. Next, photolithography and etching steps are used to pattern the nitride layer to form a patterned mask layer for defining a non-active area and active area over the p-type silicon substrate. In general, some p-type ions are implanted into the non-active area of the p-well. Some channel-stops are also implanted for increasing the isolation capability.
- To form a CMOS resistor in another embodiment, the CMOS process includes injecting the same p-type ions into the n-well to form a p-field region. After that, a field oxide is formed on the CMOS resistor. Heavily doped p-type contact regions are formed as the ohmic contacts of the CMOS resistor, after the photolithography, etching, and implanting steps. Finally, two contact openings and two metal contact plugs are formed to electrically connect two ohmic contacts of the CMOS resistor. Thus, a high resistance resistor is formed without requiring any additional masking steps. In addition, this process is fully compatible with standard CMOS processes.
- Referring now to the drawings wherein the contents are for purposes of illustrating the preferred embodiment of the invention only and not for purposes of limiting the same. Referring to
FIG. 1 , phosphorus ions are implanted in a p-type silicon substrate 20 to form an n-well 22. The p-type silicon substrate 20 is doped with boron ions to achieve a resistance of 8Ω-12Ω per cm. The n-well 22 can be formed via well-known photolithography, etching and implantation process as follows. A photoresist layer is formed over the p-type silicon substrate 20. Next, the photoresist layer is exposed using a mask to expose predetermined portions of the photoresist layers. Next, the exposed photoresist is etched to remove the predetermined portions of the p-type silicon substrate 20. Next, an ion implementation is then carried out using an energy level of 100 KeV using phosphorus ions with a dosage level ranging from 6×1012 to 9×1012 ions/cm2. - Next, as
FIG. 2 shows, boron ions are implanted into the p-type silicon substrate 20 to form a p-well 30. The implantation is done using an energy level of 40 KeV, with a dosage level ranging from 8×1012 to 9×1012 ions/cm2. Next, a thermal annealing process is carried at, for example, a temperature of about 1150° C., to diffuse the n-type and p-type ions into the respective regions within the p-type silicon substrate 20. - As shown in
FIG. 3 , apad oxide layer 40 having a thickness of about 350 angstroms is formed over the surface of the p-type silicon substrate 20. Thepad oxide layer 40 is formed, for example but limited to, by performing a thermal oxidation at a temperature of 900° C. Next, a nitride layer having a thickness of 1250 angstroms is then deposited at a temperature of 850° C. over thepad oxide layer 40. Next, the nitride layer is etched via photolithography and etching process to form a patternedmask layer 42 over the surface of thepad oxide layer 40. The patternedmask 42 serves as a mask in the subsequent process. - Hereinafter, as
FIG. 4 shows, performing anion implantation process 46 using the patternedmask layer 42 as the mask forms a p-field region 50 and a p-field region 52. Boron ions are then implanted at an energy level of 50 KeV with a dosage level ranging from 4×1013 to 6×1013 ions/cm2. - As shown in
FIG. 4 , the p-field region 50 and the p-field region 52 are formed below thepad oxide layer 40. As it will be well known to those skilled in the art that the p-field implantation is a standard CMOS process. In general, the p-field region 50 is implanted into the p-well 30. The p-field region 50 acts as device isolation layers (ie, channel stops). However, it should be understood that the p-field implantation could also be done in an unconventional manner. The p-field region 52 is implanted into the n-well 22 in order to form a window into the n-well 22. The p-field region 52 forms a CMOS resistor. This step enables the CMOS resistor, according to the present invention, to be built without the use of any additional masking steps. A field oxidation process is performed at a temperature of 980° C. to form afield oxide layer 60 over the p-type silicon substrate 20 as shown inFIG. 5 . Thefield oxide layer 60 is grown to a thickness of about 5000-6000 angstroms. When this step is completed, the patternedmask layer 42 will be removed. - Now turning to
FIG. 6 , an n-type contact region 70 is formed in the n-well 22. For example, the n-type contact region 70 can be formed via a conventional photolithography and etching process to form a patterned mask layer exposing predetermined portion of the n-well 22. Arsenic ions are implanted at an energy level of 80 KeV, with a dosage level in a range of 4×1015 to 6×1015 ions/cm2. The implantation is done with heavier arsenic atoms because this forms the n-type contact region 70 with a shallow depth. This forms a window for thefield oxide layer 60. - As shown in
FIG. 7 , after forming the n-type contact region 70, p-type contact regions well 22. Similarly, the p-type contact region 80 and p-type contact region 82 can also be formed by performing conventional photolithography and etching process to form a patterned mask layer, and then using the patterned mask layer as mask. Boron ions are implanted at an energy level of 25 KeV with a dosage level ranging from 2×1015 to 4×1015 ions/cm2. -
FIG. 7 shows a cross-sectional view of the p-type contact region 82 implanted in the n-well 22. Therefore, the p-type contact region 80 and the p-type contact region 82 are formed in the n-well 22. The p-type contact regions - Next, contact openings and metal contact plugs are formed to electrically contact the two ohmic contacts of the CMOS resistor. As shown in
FIG. 8 , a boro-phospho-silicate glass (BPSG)layer 90 is deposited to form two contact openings exposing a portion of the n-type contact region and the two p-type contact regions. For example, the thickness of theBPSG layer 90 is in the range of 5,000 to 8,000 angstroms. Subsequently, ametal layer 92 having a thickness of 5,000 angstroms is sputtered over theBPSG layer 90. For example, themetal layer 92 is an AlSiCu layer. Furthermore, two metal contact plugs disposed in the contact openings to electrically connect to the first ohmic contact and the second ohmic contact of the CMOS resistor. Finally, anoxide layer 94 having a thickness in the range of 5,000 to 10,000 angstroms is deposited over the resulting structure. Theoxide layer 94 serves as a passivation layer to protect the CMOS resistor and disposes over the contact plugs covering the CMOS resistor. - Thus, a CMOS resistor having high resistance is formed without any additional masking steps. In addition, this process is fully compatible with standard CMOS processes. This CMOS resistor will have a resistance of about 10 kΩ-20 kΩ per square.
- It is to be understood that this process of fabricating a CMOS resistor according to the present invention is described for the purpose of illustrating rather than limiting the scope of the present invention.
- Thus, it will be apparent to those skilled in the art, that the method for manufacturing a CMOS resistor according to the present invention could also be applied to manufacture an n-field resistor in an n-type silicon substrate, without departing from the spirit or the scope of the invention.
- In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims or their equivalents.
Claims (11)
1. A semiconductor structure of a CMOS resistor, comprising:
a p-type silicon substrate;
an n-well disposed in the p-type silicon substrate;
a p-well disposed in a non-active area of the p-type silicon substrate;
a first p-field region disposed in the p-well;
a second p-field region disposed in the n-well;
a field oxide layer disposed on the first p-field region and the second p-field region;
an n-type contact region disposed in the n-well; and
a pair of two p-type contact regions respectively disposed beside the field oxide layer in the n-well as a first ohmic contact and a second ohmic contact.
2. The semiconductor structure according to claim 1 , further comprising a patterned BPSG layer formed to build two contact openings exposing a portion of the n-type contact region and the two p-type contact regions.
3. The semiconductor structure according to claim 2 , further comprising two metal contact plugs disposed in the contact openings to electrically connect to the first ohmic contact and the second ohmic contact of the CMOS resistor.
4. The semiconductor structure according to claim 3 , further comprising a passivation layer deposited over the contact plugs covering the CMOS resistor.
5. The semiconductor structure according to claim 1 , wherein the CMOS resistor is formed compatibly with a standard CMOS process.
6. A semiconductor structure of a CMOS resistor, comprising:
an n-well;
a first p-type contact region disposed in the n-well;
a second p-field region coupled to the first p-type contact region;
a second p-type contact region coupled to the second p-field region; and
a field oxide layer formed on the second p-field region.
7. The semiconductor structure according to claim 6 , further comprising an n-type contact region coupled to the first p-type contact region.
8. The semiconductor structure according to claim 6 , further comprising a p-well coupled to the n-well.
9. The semiconductor structure according to claim 8 , further comprising a first p-field region formed on the p-well.
10. The semiconductor structure according to claim 9 , further comprising a field oxide layer formed on the second p-field region.
11. A CMOS resistor, comprising:
a p-field region disposed in a n-well of a substrate; and
a pair of p-type contact regions respectively disposed beside a field oxide layer in the n-well, wherein the pair of p-type contact regions are respectively connected to two sides of the p-field region as a first ohmic contact and a second ohmic contact for the CMOS resistor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/567,349 US20070096255A1 (en) | 2004-04-12 | 2006-12-06 | High resistance cmos resistor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/823,238 US7169661B2 (en) | 2004-04-12 | 2004-04-12 | Process of fabricating high resistance CMOS resistor |
US11/567,349 US20070096255A1 (en) | 2004-04-12 | 2006-12-06 | High resistance cmos resistor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/823,238 Continuation US7169661B2 (en) | 2004-04-12 | 2004-04-12 | Process of fabricating high resistance CMOS resistor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070096255A1 true US20070096255A1 (en) | 2007-05-03 |
Family
ID=35061087
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/823,238 Expired - Lifetime US7169661B2 (en) | 2004-04-12 | 2004-04-12 | Process of fabricating high resistance CMOS resistor |
US11/567,349 Abandoned US20070096255A1 (en) | 2004-04-12 | 2006-12-06 | High resistance cmos resistor |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/823,238 Expired - Lifetime US7169661B2 (en) | 2004-04-12 | 2004-04-12 | Process of fabricating high resistance CMOS resistor |
Country Status (1)
Country | Link |
---|---|
US (2) | US7169661B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130294120A1 (en) * | 2012-05-02 | 2013-11-07 | Semiconductor Energy Laboratory Co., Ltd. | Switching converter |
US20140327074A1 (en) * | 2013-05-02 | 2014-11-06 | United Microelectronics Corp. | Semiconductor integrated circuit |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10326028B1 (en) | 2018-01-08 | 2019-06-18 | Qualcomm Incorporated | Complementary metal-oxide-semiconductor (CMOS) voltage-controlled resistor |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5541442A (en) * | 1994-08-31 | 1996-07-30 | International Business Machines Corporation | Integrated compact capacitor-resistor/inductor configuration |
US5925922A (en) * | 1991-09-30 | 1999-07-20 | Texas Instruments Incorporated | Depletion controlled isolation stage |
US5982019A (en) * | 1996-04-19 | 1999-11-09 | Matsushita Electronics Corporation | Semiconductor device with a diffused resistor |
US20010017396A1 (en) * | 1996-02-01 | 2001-08-30 | James E. Miller | High resistance integrated circuit resistor |
US20040036144A1 (en) * | 2002-08-26 | 2004-02-26 | Voorde Paul Vande | Semiconductor diffused resistors with optimized temperature dependence |
US6734075B2 (en) * | 1998-05-20 | 2004-05-11 | Mitsumi Electric Co., Ltd. | CMOS device having high-density resistance elements |
US20050179093A1 (en) * | 2004-02-17 | 2005-08-18 | Silicon Space Technology Corporation | Buried guard ring and radiation hardened isolation structures and fabrication methods |
US20070108482A1 (en) * | 2003-06-09 | 2007-05-17 | Nantero, Inc. | Non-volatile electromechanical field effect devices and circuits using same and methods of forming same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0443297B1 (en) * | 1990-02-20 | 1999-09-01 | STMicroelectronics S.r.l. | Metal-semiconductor ohmic contact forming process |
US6124179A (en) * | 1996-09-05 | 2000-09-26 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
US5545584A (en) * | 1995-07-03 | 1996-08-13 | Taiwan Semiconductor Manufacturing Company | Unified contact plug process for static random access memory (SRAM) having thin film transistors |
US5567644A (en) * | 1995-09-14 | 1996-10-22 | Micron Technology, Inc. | Method of making a resistor |
US5883566A (en) * | 1997-02-24 | 1999-03-16 | International Business Machines Corporation | Noise-isolated buried resistor |
US6054359A (en) * | 1999-06-14 | 2000-04-25 | Taiwan Semiconductor Manufacturing Company | Method for making high-sheet-resistance polysilicon resistors for integrated circuits |
US6786575B2 (en) * | 2002-12-17 | 2004-09-07 | Lexmark International, Inc. | Ink jet heater chip and method therefor |
KR100508094B1 (en) * | 2003-06-26 | 2005-08-17 | 삼성전자주식회사 | Semiconductor device with capacitor and method of forming the same |
-
2004
- 2004-04-12 US US10/823,238 patent/US7169661B2/en not_active Expired - Lifetime
-
2006
- 2006-12-06 US US11/567,349 patent/US20070096255A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5925922A (en) * | 1991-09-30 | 1999-07-20 | Texas Instruments Incorporated | Depletion controlled isolation stage |
US5541442A (en) * | 1994-08-31 | 1996-07-30 | International Business Machines Corporation | Integrated compact capacitor-resistor/inductor configuration |
US20010017396A1 (en) * | 1996-02-01 | 2001-08-30 | James E. Miller | High resistance integrated circuit resistor |
US6300668B2 (en) * | 1996-02-01 | 2001-10-09 | Micron Technology, Inc. | High resistance integrated circuit resistor |
US5982019A (en) * | 1996-04-19 | 1999-11-09 | Matsushita Electronics Corporation | Semiconductor device with a diffused resistor |
US6734075B2 (en) * | 1998-05-20 | 2004-05-11 | Mitsumi Electric Co., Ltd. | CMOS device having high-density resistance elements |
US20040036144A1 (en) * | 2002-08-26 | 2004-02-26 | Voorde Paul Vande | Semiconductor diffused resistors with optimized temperature dependence |
US20070108482A1 (en) * | 2003-06-09 | 2007-05-17 | Nantero, Inc. | Non-volatile electromechanical field effect devices and circuits using same and methods of forming same |
US20050179093A1 (en) * | 2004-02-17 | 2005-08-18 | Silicon Space Technology Corporation | Buried guard ring and radiation hardened isolation structures and fabrication methods |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130294120A1 (en) * | 2012-05-02 | 2013-11-07 | Semiconductor Energy Laboratory Co., Ltd. | Switching converter |
US9660518B2 (en) * | 2012-05-02 | 2017-05-23 | Semiconductor Energy Laboratory Co., Ltd. | Switching converter |
US20140327074A1 (en) * | 2013-05-02 | 2014-11-06 | United Microelectronics Corp. | Semiconductor integrated circuit |
US9035425B2 (en) * | 2013-05-02 | 2015-05-19 | United Microelectronics Corp. | Semiconductor integrated circuit |
US9548302B2 (en) | 2013-05-02 | 2017-01-17 | United Microelectronics Corp. | Semiconductor integrated circuit |
US9847331B2 (en) | 2013-05-02 | 2017-12-19 | United Microelectonics Corp. | Semiconductor integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
US20050227430A1 (en) | 2005-10-13 |
US7169661B2 (en) | 2007-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6207484B1 (en) | Method for fabricating BiCDMOS device and BiCDMOS device fabricated by the same | |
US6274452B1 (en) | Semiconductor device having multilayer interconnection structure and method for manufacturing the same | |
KR100420870B1 (en) | Method of producing an eeprom semiconductor structure | |
EP1075016B1 (en) | Self-aligned precise high sheet RHO resistor for mixed-signal application | |
JPH03241771A (en) | Giga ohm load resistor of bicmos process | |
US6218725B1 (en) | Bipolar transistors with isolation trenches to reduce collector resistance | |
US5913114A (en) | Method of manufacturing a semiconductor device | |
US6022768A (en) | Method and mask structure for self-aligning ion implanting to form various device structures | |
EP0135243B1 (en) | A method of producing a semiconductor structure on a substrate and a semiconductor device manufactured thereby | |
JP2824263B2 (en) | High voltage merged bipolar / CMOS integrated circuit | |
US6441456B1 (en) | Semiconductor device and a process for manufacturing the same | |
US5328859A (en) | Method of making high voltage PNP bipolar transistor in CMOS | |
US20070096255A1 (en) | High resistance cmos resistor | |
US6767797B2 (en) | Method of fabricating complementary self-aligned bipolar transistors | |
EP0423826B1 (en) | MOS-type integrated circuit | |
US5702957A (en) | Method of making buried metallization structure | |
US6011283A (en) | Pillar emitter for BiCMOS devices | |
JPH118326A (en) | Manufacture of semiconductor device | |
US7557429B2 (en) | Semiconductor device with resistor element and dummy active region | |
US6933203B2 (en) | Methods for improving well to well isolation | |
JP2000049237A (en) | Semiconductor device and its manufacture | |
JPH05102475A (en) | Semiconductor device and manufacture thereof | |
JP3161527B2 (en) | Semiconductor device including diode structure and method of manufacturing the same | |
US5767000A (en) | Method of manufacturing subfield conductive layer | |
JP2004296883A (en) | Semiconductor device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |