US20070090544A1 - Integrated circuit package encapsulating a hermetically sealed device - Google Patents
Integrated circuit package encapsulating a hermetically sealed device Download PDFInfo
- Publication number
- US20070090544A1 US20070090544A1 US11/637,748 US63774806A US2007090544A1 US 20070090544 A1 US20070090544 A1 US 20070090544A1 US 63774806 A US63774806 A US 63774806A US 2007090544 A1 US2007090544 A1 US 2007090544A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- semiconductor die
- package
- housing
- circuit package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
Definitions
- This invention pertains to integrated circuits, and more specifically, to an integrated circuit package for combining a sealed device with a semiconductor chip.
- a microprocessor device may require access to a memory device.
- these devices can be placed on a printed circuit board and connected, or integrated, on a single substrate as described in U.S. Pat. No. 5,031,092 to Edwards, incorporated by reference herein.
- MCMs multi-chip modules
- Other MCMs provide multiple sealed packages on a substrate, which are then mounted onto another substrate, such as a WL1141 Integrated PHY Module commercially available from Agere Systems, Inc.
- an integrated circuit package includes a semiconductor chip, a substrate for supporting the semiconductor chip, a sealed device supported by the semiconductor chip, and an encapsulant for sealing the semiconductor chip inside the package.
- an integrated circuit package includes a sealed device, a substrate for supporting the device, a semiconductor chip supported by the device, and an encapsulant for sealing the semiconductor chip inside the package.
- a method of manufacturing an integrated circuit package includes obtaining a sealed device, obtaining a substrate, obtaining a semiconductor chip, constructing the package such that the substrate supports the semiconductor chip and the device is supported by the device, and sealing the semiconductor chip inside the package.
- a method of manufacturing an integrated circuit package includes obtaining a sealed device, obtaining a substrate, obtaining a semiconductor chip, constructing the package such that the substrate supports the device and the semiconductor chip is supported by the device, and sealing the semiconductor chip inside the package.
- FIG. 1 is cross-sectional view of an integrated circuit package in accordance with an embodiment of the invention
- FIG. 2 is a top view of a sealed device stacked upon a semiconductor chip in accordance with an embodiment of the present invention
- FIG. 3 is a top view of another configuration of a sealed device and a semiconductor chip in accordance with an embodiment of the present invention
- FIG. 4 is a bottom view of a sealed device in accordance with an embodiment of the present invention.
- FIG. 5 describes a method of making a package in accordance with the present invention
- FIG. 6 illustrates an integrated circuit package consistent with a further aspect of the present invention.
- FIG. 7 illustrates an embodiment of the present invention.
- FIGS. 1 and 2 illustrate an embodiment in accordance with the invention.
- FIG. 1 is side view of an integrated circuit package in accordance with an embodiment of the invention.
- FIG. 2 is a top view of a hermetically sealed device stacked upon a semiconductor chip in accordance with an embodiment of the present invention.
- a substrate 100 provides a support for the components of a package 10 .
- the present invention is not limited as to the form of the substrate and any form may be used, including, for example, a printed circuit board, a lead-frame, or tape.
- Electrical contacts 110 shown as balls in the embodiment of FIG. 1 , are provided for connection to a printed circuit board, for example.
- the present invention is not limited as to the form of the electrical contacts 110 , and any suitable form of contact may be used.
- a semiconductor chip (or semiconductor die) 120 which is not sealed and could be unprotected, bare silicon or an unencapsulated semiconductor die with an integrated circuit formed thereon, is placed on the substrate 100 in a typical manner.
- semiconductor chip 120 could be a digital signal processor chip, such as Texas Instruments SM320C6201, a microprocessor, or a media access controller.
- the top of the semiconductor chip may be “passivated” (such as by being protected by a thin coating of glass) and the depth of that layer may be adjusted to accommodate the subsequent process.
- a sealed device 130 is placed on semiconductor chip 120 .
- sealed device 130 is hermetically sealed, and includes a cavity 133 .
- the sealed device 130 is bonded to semiconductor chip 120 with an epoxy (not shown).
- the device could be placed directly on the semiconductor chip, particularly if other measures are taken to protect it from moving.
- a buffer material 132 such as an interposer layer, could be placed between chip 120 and device 130 .
- One or more heat sinks could also be provided, e.g., below chip 120 , between chip 120 and device 130 , or on top of device 130 .
- other chips or devices could also be placed on device 130 .
- the chip 120 and device 130 can be electrically-interconnected.
- wires 140 could connect contacts on the device 130 to bond pads on chip 120 .
- wires 140 connect to a bonding ring 200 on chip 120 .
- bond pads of chip 120 and contacts of device 130 can be directly connected without using wires.
- Chip 120 is also electrically-interconnected to electrical contacts 110 by, for example, electrical wires 150 attached to wiring portions on substrate 100 .
- Device 130 can also be connected to wiring portions of the substrate 100 , using wires, for example.
- Chip 120 and device 130 are preferably interconnected when the device 130 provides a necessary function for chip 120 , such as a frequency source or memory.
- device 130 includes a resonator circuit.
- device 130 could be a programmable oscillator.
- Device 130 could also include quartz crystals, surface acoustic wave devices, or a MEMs structure, such as a resonator, sensor, or capacitive device.
- Nanotechnology devices could also be included in device 130 , including quantum tunneling cooling devices, quantum tunneling power generation devices, and quantum resonant devices. Improved performance of each of these devices can be realized by hermetic packaging prior to stacking, interconnecting and molding.
- the package of device 130 significantly improves electrical and reliability performance for devices, such as resonators, sealed therein. Finally, it can provide protection against injection molding and similar encapsulation processes. Further, device 130 could be independently tested, programmed, or tuned prior to incorporation into package 10 .
- Encapsulant 160 seals chip 120 in the package of FIG. 1 . Accordingly, chip 120 is protected from stress and damage. Because the chip 120 is not separately encapsulated (like device 130 ), the size of package is reduced. Moreover, by stacking device 130 on chip 120 , further space savings can be achieved.
- FIG. 3 shows a top view of another configuration a sealed device and a semiconductor chip in accordance with an embodiment of the present invention.
- chip 120 is placed on device 130 .
- FIG. 4 shows an example of a sealed device 130 in accordance with the present invention.
- FIG. 4 shows a FOX914 temperature compensated crystal oscillator 420 , commercially available from Fox Electronics.
- the response time of the temperature compensation circuitry in oscillator 420 keeps the frequency stable with changes in, for example, heat generated by intermittent bursts of semiconductor activity as well as more slowly changing environmental temperature changes.
- Oscillator 420 can have four pads (or) 410 for making electrical connections to chip 120 or wiring portions on a substrate 100 .
- the device shown in FIG. 4 could also be used, independent of the package of the present invention (e.g., as a stand-alone device on a circuit board). Other devices may be configured to be used only in connection with the package of the present invention.
- FIG. 5 describes a method of making a package in accordance with the present invention.
- a sealed device is manufactured.
- conditional processing or other post-manufacturing processes could be performed on the device, such as powering-up, programming, or testing.
- step 520 a decision as to whether the sealed device is acceptable. If the device is not acceptable, it is rejected.
- step 530 the device is placed on a semiconductor chip. Alternatively, a chip could be placed on the device.
- step 540 the device is connected to the package and/or the semiconductor chip.
- step 550 the device is connected to the package. Note that the connections in steps 540 and 550 could be made in any order or simultaneously.
- step 560 the chip and device are encapsulated or sealed.
- step 570 conditional processing or other post-encapsulation processes could be performed on the package, such as powering-up, programming, or testing.
- step 580 a decision can be made to determine if the sealed device is acceptable. If the device is not acceptable, it is rejected. Otherwise, packaging is completed.
- the person or entity performing the acts is not important.
- manufacture of a sealed device could be performed by a person or company making the package or another person or company specializing in manufacture of hermetically sealed devices.
- the steps shown in FIG. 5 could be automated and carried out by an appropriately programmed computer-controlled robotic machine.
- FIG. 6 illustrates an integrated circuit package 600 consistent with a further aspect of the present invention.
- Integrated circuit package 600 includes a housing 650 attached to or supported by semiconductor die 120 , having, for example, microprocessor circuitry disposed thereon.
- Housing 650 can be hermetically sealed.
- a crystal oscillator or other resonator discussed above can be provided in housing 650 .
- hermetically sealed housing 650 has a surface 611 having an area, which is less than area of surface 613 of semiconductor die 120 .
- Attachment portion 609 is provided between housing 650 and semiconductor die 120 .
- Attachment portion 609 is configured to attach housing 650 to semiconductor die 120 .
- attachment portion 609 includes a known adhesive to bond housing 650 to semiconductor die 120 .
- an oscillator circuit 615 is provided in an oscillator package 640 , which is disposed on housing 650 .
- a first wiring 620 electrically couples oscillator circuit 615 to semiconductor die 120
- a second wiring 660 electrically couples semiconductor die 120 to lead frame 610 .
- Lead frame 610 includes leads 621 , which provide an external electrical connection.
- An encapsulant, such as molding package 630 formed of a known resin or molding compound collectively encapsulates or seals semiconductor die 120 , housing 650 , and oscillator package 630 .
- attachment portion 609 includes oscillator package 640 and solder bumps 710 , which provide an electrical connection or coupling between oscillator circuit 615 and semiconductor die 120 .
- Attachment portion 609 may also include other packages and/or adhesives, or other structures configured to attach or bond housing 650 to semiconductor die 120 .
- oscillator circuit 615 controls and senses a frequency output from housing 650 .
- housing 650 has a surface with an area less than that of semiconductor die 120 , and further since housing 650 is attached to semiconductor die 120 , greater integration can be achieved and a more compact package with greater functionality can be obtained.
Abstract
An integrated circuit package is disclosed having a semiconductor chip, a hermetically sealed device supported by the semiconductor chip, and a molding compound sealing the semiconductor chip and the device together as a composite package. A method of manufacturing the package is also disclosed.
Description
- This is a divisional of application Ser. No. 11/038,275, filed Jan. 21, 2005, which is incorporated herein by reference.
- This invention pertains to integrated circuits, and more specifically, to an integrated circuit package for combining a sealed device with a semiconductor chip.
- The vast majority of integrated circuits today are sold in molded plastic resin packages. These packages leak and outgas which limit the types of devices they can contain generally to integrated circuits, and more recently stacks of integrated circuits. Examples of these packages include ball-grid array packages, flip-chip packages, dual in-line packages, and quad-flat-packages.
- Many integrated circuits require other devices to operate. For example, a microprocessor device may require access to a memory device. Typically, these devices can be placed on a printed circuit board and connected, or integrated, on a single substrate as described in U.S. Pat. No. 5,031,092 to Edwards, incorporated by reference herein.
- U.S. Pat. No. 6,699,730 to Kim et al. and U.S. Pat. No. 6,708,132 to Gutierrez et al., both incorporated by reference herein, disclose multiple semiconductor chips provided in a single integrated circuit package. Such devices are typically referred to as multi-chip modules (MCMs). Other MCMs provide multiple sealed packages on a substrate, which are then mounted onto another substrate, such as a WL1141 Integrated PHY Module commercially available from Agere Systems, Inc.
- Integration of different types of devices while still keeping the size of the module small, however, can be difficult. Different devices can require different materials to operate, and these devices cannot be integrated together. Other devices are fragile or difficult to produce and are preferably not combined with devices that are more robust or easier to make, as that would lower manufacturing yield. For example, U.S. Pat. No. 6,635,509 to Ouellet, incorporated by reference herein, discloses wafer-level packaging of a MEMs device. Such a device is difficult to produce with a high-yield. Some devices can be modified after they are manufactured to satisfy a particular need. For example, U.S. Pat. No. 5,952,890 to Fallisgaard et al., incorporated by reference herein, discloses a programmable oscillator.
- Consistent with an aspect of the present invention, different types of devices are stacked within a small package. Such integration is achieved by providing an integrated circuit package that combines a sealed device with a semiconductor chip, where the sealed device typically includes a cavity and often has hermeticity to function optimally.
- In accordance with one aspect of the invention, an integrated circuit package includes a semiconductor chip, a substrate for supporting the semiconductor chip, a sealed device supported by the semiconductor chip, and an encapsulant for sealing the semiconductor chip inside the package.
- In accordance with another aspect of the invention, an integrated circuit package includes a sealed device, a substrate for supporting the device, a semiconductor chip supported by the device, and an encapsulant for sealing the semiconductor chip inside the package.
- In accordance with yet another aspect of the invention, a method of manufacturing an integrated circuit package includes obtaining a sealed device, obtaining a substrate, obtaining a semiconductor chip, constructing the package such that the substrate supports the semiconductor chip and the device is supported by the device, and sealing the semiconductor chip inside the package.
- In accordance with still another aspect of the invention, a method of manufacturing an integrated circuit package includes obtaining a sealed device, obtaining a substrate, obtaining a semiconductor chip, constructing the package such that the substrate supports the device and the semiconductor chip is supported by the device, and sealing the semiconductor chip inside the package.
- Additional objects and advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the appended claims.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
- The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate several embodiments of the invention and together with the description, serve to explain the principles of the invention.
-
FIG. 1 is cross-sectional view of an integrated circuit package in accordance with an embodiment of the invention; -
FIG. 2 is a top view of a sealed device stacked upon a semiconductor chip in accordance with an embodiment of the present invention; -
FIG. 3 is a top view of another configuration of a sealed device and a semiconductor chip in accordance with an embodiment of the present invention; -
FIG. 4 is a bottom view of a sealed device in accordance with an embodiment of the present invention. -
FIG. 5 describes a method of making a package in accordance with the present invention; -
FIG. 6 illustrates an integrated circuit package consistent with a further aspect of the present invention; and -
FIG. 7 illustrates an embodiment of the present invention. - Reference will now be made in detail to the present embodiments (exemplary embodiments) of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
-
FIGS. 1 and 2 illustrate an embodiment in accordance with the invention.FIG. 1 is side view of an integrated circuit package in accordance with an embodiment of the invention.FIG. 2 is a top view of a hermetically sealed device stacked upon a semiconductor chip in accordance with an embodiment of the present invention. - A
substrate 100 provides a support for the components of a package 10. The present invention is not limited as to the form of the substrate and any form may be used, including, for example, a printed circuit board, a lead-frame, or tape.Electrical contacts 110, shown as balls in the embodiment ofFIG. 1 , are provided for connection to a printed circuit board, for example. The present invention, however, is not limited as to the form of theelectrical contacts 110, and any suitable form of contact may be used. - A semiconductor chip (or semiconductor die) 120, which is not sealed and could be unprotected, bare silicon or an unencapsulated semiconductor die with an integrated circuit formed thereon, is placed on the
substrate 100 in a typical manner. For example,semiconductor chip 120 could be a digital signal processor chip, such as Texas Instruments SM320C6201, a microprocessor, or a media access controller. Also, the top of the semiconductor chip may be “passivated” (such as by being protected by a thin coating of glass) and the depth of that layer may be adjusted to accommodate the subsequent process. - A sealed
device 130 is placed onsemiconductor chip 120. Typically, sealeddevice 130 is hermetically sealed, and includes acavity 133. As shown inFIGS. 1 and 2 , the sealeddevice 130 is bonded tosemiconductor chip 120 with an epoxy (not shown). In other embodiments, the device could be placed directly on the semiconductor chip, particularly if other measures are taken to protect it from moving. Also, abuffer material 132, such as an interposer layer, could be placed betweenchip 120 anddevice 130. One or more heat sinks could also be provided, e.g., belowchip 120, betweenchip 120 anddevice 130, or on top ofdevice 130. Although not shown, other chips or devices could also be placed ondevice 130. - The
chip 120 anddevice 130 can be electrically-interconnected. For example,wires 140 could connect contacts on thedevice 130 to bond pads onchip 120. InFIG. 2 ,wires 140 connect to abonding ring 200 onchip 120. Also, bond pads ofchip 120 and contacts ofdevice 130 can be directly connected without using wires.Chip 120 is also electrically-interconnected toelectrical contacts 110 by, for example,electrical wires 150 attached to wiring portions onsubstrate 100.Device 130 can also be connected to wiring portions of thesubstrate 100, using wires, for example. -
Chip 120 anddevice 130 are preferably interconnected when thedevice 130 provides a necessary function forchip 120, such as a frequency source or memory. - In the preferred embodiment,
device 130 includes a resonator circuit. For example,device 130 could be a programmable oscillator.Device 130 could also include quartz crystals, surface acoustic wave devices, or a MEMs structure, such as a resonator, sensor, or capacitive device. Nanotechnology devices could also be included indevice 130, including quantum tunneling cooling devices, quantum tunneling power generation devices, and quantum resonant devices. Improved performance of each of these devices can be realized by hermetic packaging prior to stacking, interconnecting and molding. - The package of
device 130 significantly improves electrical and reliability performance for devices, such as resonators, sealed therein. Finally, it can provide protection against injection molding and similar encapsulation processes. Further,device 130 could be independently tested, programmed, or tuned prior to incorporation into package 10. -
Encapsulant 160seals chip 120 in the package ofFIG. 1 . Accordingly,chip 120 is protected from stress and damage. Because thechip 120 is not separately encapsulated (like device 130), the size of package is reduced. Moreover, by stackingdevice 130 onchip 120, further space savings can be achieved. -
FIG. 3 shows a top view of another configuration a sealed device and a semiconductor chip in accordance with an embodiment of the present invention. InFIG. 3 ,chip 120 is placed ondevice 130. -
FIG. 4 shows an example of a sealeddevice 130 in accordance with the present invention.FIG. 4 shows a FOX914 temperature compensatedcrystal oscillator 420, commercially available from Fox Electronics. The response time of the temperature compensation circuitry inoscillator 420 keeps the frequency stable with changes in, for example, heat generated by intermittent bursts of semiconductor activity as well as more slowly changing environmental temperature changes.Oscillator 420 can have four pads (or) 410 for making electrical connections to chip 120 or wiring portions on asubstrate 100. Optionally, the device shown inFIG. 4 could also be used, independent of the package of the present invention (e.g., as a stand-alone device on a circuit board). Other devices may be configured to be used only in connection with the package of the present invention. -
FIG. 5 describes a method of making a package in accordance with the present invention. Instep 500, a sealed device is manufactured. Instep 510, conditional processing or other post-manufacturing processes could be performed on the device, such as powering-up, programming, or testing. Instep 520, a decision as to whether the sealed device is acceptable. If the device is not acceptable, it is rejected. - If the device is acceptable, then in
step 530, the device is placed on a semiconductor chip. Alternatively, a chip could be placed on the device. Instep 540, the device is connected to the package and/or the semiconductor chip. Instep 550, the device is connected to the package. Note that the connections insteps - In
step 560, the chip and device are encapsulated or sealed. Instep 570, conditional processing or other post-encapsulation processes could be performed on the package, such as powering-up, programming, or testing. In step 580, a decision can be made to determine if the sealed device is acceptable. If the device is not acceptable, it is rejected. Otherwise, packaging is completed. - In each of the steps of
FIG. 5 , the person or entity performing the acts is not important. For example, manufacture of a sealed device could be performed by a person or company making the package or another person or company specializing in manufacture of hermetically sealed devices. Also, the steps shown inFIG. 5 could be automated and carried out by an appropriately programmed computer-controlled robotic machine. -
FIG. 6 illustrates anintegrated circuit package 600 consistent with a further aspect of the present invention. Integratedcircuit package 600 includes ahousing 650 attached to or supported by semiconductor die 120, having, for example, microprocessor circuitry disposed thereon. Housing 650 can be hermetically sealed. A crystal oscillator or other resonator discussed above can be provided inhousing 650. Typically, hermetically sealedhousing 650 has a surface 611 having an area, which is less than area ofsurface 613 of semiconductor die 120. - An
attachment portion 609 is provided betweenhousing 650 and semiconductor die 120.Attachment portion 609 is configured to attachhousing 650 to semiconductor die 120. In the example shown inFIG. 6 ,attachment portion 609 includes a known adhesive to bondhousing 650 to semiconductor die 120. - As further shown in
FIG. 6 , anoscillator circuit 615 is provided in anoscillator package 640, which is disposed onhousing 650. Afirst wiring 620 electricallycouples oscillator circuit 615 to semiconductor die 120, and asecond wiring 660 electrically couples semiconductor die 120 to leadframe 610.Lead frame 610 includesleads 621, which provide an external electrical connection. An encapsulant, such asmolding package 630 formed of a known resin or molding compound collectively encapsulates or seals semiconductor die 120,housing 650, andoscillator package 630. - The embodiment shown in
FIG. 7 is similar to that illustrated inFIG. 6 . InFIG. 7 , however,attachment portion 609 includesoscillator package 640 and solder bumps 710, which provide an electrical connection or coupling betweenoscillator circuit 615 and semiconductor die 120.Attachment portion 609 may also include other packages and/or adhesives, or other structures configured to attach orbond housing 650 to semiconductor die 120. In bothFIGS. 6 and 7 ,oscillator circuit 615 controls and senses a frequency output fromhousing 650. - Since
housing 650 has a surface with an area less than that of semiconductor die 120, and further sincehousing 650 is attached to semiconductor die 120, greater integration can be achieved and a more compact package with greater functionality can be obtained. - Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
Claims (9)
1-32. (canceled)
33. An integrated circuit package, comprising:
a semiconductor die having a surface, the surface of the semiconductor die having an area;
a housing having a surface, the surface of the housing having an area less than the area of the surface of the semiconductor die, the housing being hermetically sealed;
an attachment portion, the attachment portion being provided between the hermetic housing and the semiconductor die, the attachment portion being configured to attach the housing to the semiconductor die; and
an encapsulant, the encapsulant collectively sealing the semiconductor die, the housing, and the attachment portion.
34. An integrated circuit package according to claim 33 , wherein the attachment portion includes an adhesive.
35. An integrated circuit package according to claim 33 , wherein the integrated circuit package is a first package, and the attachment portion includes an oscillator circuit, the oscillator circuit being provided in a second package.
36. An integrated circuit package according to claim 33 , further comprising an oscillator circuit, the oscillator circuit being provided on the housing.
37. An integrated circuit package according to claim 36 , further comprising:
a first wiring, the first wiring being configured to electrically couple the oscillator circuit to the semiconductor die;
a second wiring; and
a lead frame, the second wiring being configured to electrically couple the oscillator circuit to the lead frame.
38. An integrated circuit package according to claim 33 , wherein the housing includes a resonator.
39. An integrated circuit package according to claim 33 , wherein the semiconductor die includes a microprocessor circuit.
40. An integrated circuit package according to claim 35 , further including a plurality of solder bumps, wherein the oscillator circuit is coupled to the semiconductor die through the solder bumps.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/637,748 US20070090544A1 (en) | 2005-01-21 | 2006-12-13 | Integrated circuit package encapsulating a hermetically sealed device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/038,275 US7327044B2 (en) | 2005-01-21 | 2005-01-21 | Integrated circuit package encapsulating a hermetically sealed device |
US11/637,748 US20070090544A1 (en) | 2005-01-21 | 2006-12-13 | Integrated circuit package encapsulating a hermetically sealed device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/038,275 Division US7327044B2 (en) | 2005-01-21 | 2005-01-21 | Integrated circuit package encapsulating a hermetically sealed device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070090544A1 true US20070090544A1 (en) | 2007-04-26 |
Family
ID=36695943
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/038,275 Active 2025-03-09 US7327044B2 (en) | 2005-01-21 | 2005-01-21 | Integrated circuit package encapsulating a hermetically sealed device |
US11/637,748 Abandoned US20070090544A1 (en) | 2005-01-21 | 2006-12-13 | Integrated circuit package encapsulating a hermetically sealed device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/038,275 Active 2025-03-09 US7327044B2 (en) | 2005-01-21 | 2005-01-21 | Integrated circuit package encapsulating a hermetically sealed device |
Country Status (3)
Country | Link |
---|---|
US (2) | US7327044B2 (en) |
CN (1) | CN1881570A (en) |
TW (1) | TW200723480A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080303601A1 (en) * | 2007-06-01 | 2008-12-11 | Nemerix Sa | Reference oscillator and its use |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5089184B2 (en) * | 2007-01-30 | 2012-12-05 | ローム株式会社 | Resin-sealed semiconductor device and manufacturing method thereof |
US9695036B1 (en) * | 2012-02-02 | 2017-07-04 | Sitime Corporation | Temperature insensitive resonant elements and oscillators and methods of designing and manufacturing same |
CN110218088A (en) * | 2019-06-14 | 2019-09-10 | 南京赛诺特斯材料科技有限公司 | A kind of mobile phone backboard and preparation method thereof based on zirconia ceramics |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6147401A (en) * | 1996-12-13 | 2000-11-14 | Tessera, Inc. | Compliant multichip package |
US6417026B2 (en) * | 1998-02-27 | 2002-07-09 | Tdk Corporation | Acoustic wave device face-down mounted on a substrate |
US6661084B1 (en) * | 2000-05-16 | 2003-12-09 | Sandia Corporation | Single level microelectronic device package with an integral window |
US6809412B1 (en) * | 2002-02-06 | 2004-10-26 | Teravictu Technologies | Packaging of MEMS devices using a thermoplastic |
US20050012169A1 (en) * | 2003-06-06 | 2005-01-20 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method of the same |
US20060001123A1 (en) * | 2004-06-30 | 2006-01-05 | John Heck | Module integrating MEMS and passive components |
US20060153388A1 (en) * | 2005-01-13 | 2006-07-13 | Yu-Tung Huang | Integrated and monolithic package structure of acoustic wave device |
US7268436B2 (en) * | 2003-03-10 | 2007-09-11 | Infineon Technologies Ag | Electronic device with cavity and a method for producing the same |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4680698A (en) | 1982-11-26 | 1987-07-14 | Inmos Limited | High density ROM in separate isolation well on single with chip |
US6225688B1 (en) | 1997-12-11 | 2001-05-01 | Tessera, Inc. | Stacked microelectronic assembly and method therefor |
US5952890A (en) | 1997-02-05 | 1999-09-14 | Fox Enterprises, Inc. | Crystal oscillator programmable with frequency-defining parameters |
US6708132B1 (en) | 2000-06-02 | 2004-03-16 | Interscience, Inc. | Microsystems integrated testing and characterization system and method |
US7160476B2 (en) * | 2002-04-11 | 2007-01-09 | Koninklijke Philips Electronics N.V. | Method of manufacturing an electronic device |
US6635509B1 (en) | 2002-04-12 | 2003-10-21 | Dalsa Semiconductor Inc. | Wafer-level MEMS packaging |
JP2005198051A (en) * | 2004-01-08 | 2005-07-21 | Hitachi Ltd | High frequency module |
-
2005
- 2005-01-21 US US11/038,275 patent/US7327044B2/en active Active
-
2006
- 2006-01-23 CN CNA2006100774239A patent/CN1881570A/en active Pending
- 2006-01-23 TW TW095102473A patent/TW200723480A/en unknown
- 2006-12-13 US US11/637,748 patent/US20070090544A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6147401A (en) * | 1996-12-13 | 2000-11-14 | Tessera, Inc. | Compliant multichip package |
US6417026B2 (en) * | 1998-02-27 | 2002-07-09 | Tdk Corporation | Acoustic wave device face-down mounted on a substrate |
US6661084B1 (en) * | 2000-05-16 | 2003-12-09 | Sandia Corporation | Single level microelectronic device package with an integral window |
US6809412B1 (en) * | 2002-02-06 | 2004-10-26 | Teravictu Technologies | Packaging of MEMS devices using a thermoplastic |
US7268436B2 (en) * | 2003-03-10 | 2007-09-11 | Infineon Technologies Ag | Electronic device with cavity and a method for producing the same |
US20050012169A1 (en) * | 2003-06-06 | 2005-01-20 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method of the same |
US20060001123A1 (en) * | 2004-06-30 | 2006-01-05 | John Heck | Module integrating MEMS and passive components |
US20060153388A1 (en) * | 2005-01-13 | 2006-07-13 | Yu-Tung Huang | Integrated and monolithic package structure of acoustic wave device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080303601A1 (en) * | 2007-06-01 | 2008-12-11 | Nemerix Sa | Reference oscillator and its use |
US7936227B2 (en) * | 2007-06-01 | 2011-05-03 | Qualcomm Incorporated | Reference oscillator and its use |
Also Published As
Publication number | Publication date |
---|---|
TW200723480A (en) | 2007-06-16 |
US7327044B2 (en) | 2008-02-05 |
US20060163751A1 (en) | 2006-07-27 |
CN1881570A (en) | 2006-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11708264B2 (en) | Stacked-die MEMS resonator | |
US10431513B2 (en) | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices | |
JP5763682B2 (en) | Miniaturized electrical device including MEMS and ASIC and method for manufacturing the same | |
US7829961B2 (en) | MEMS microphone package and method thereof | |
KR101478836B1 (en) | Semiconductor Package | |
US20040207060A1 (en) | Integrated circuit packages, ball-grid array integrated circuit packages and methods of packaging an integrated circuit | |
US9475694B2 (en) | Two-axis vertical mount package assembly | |
JP2009508324A6 (en) | Microelectronic device, stacked microelectronic device, and method of manufacturing microelectronic device | |
US7327044B2 (en) | Integrated circuit package encapsulating a hermetically sealed device | |
US20050046003A1 (en) | Stacked-chip semiconductor package and fabrication method thereof | |
US20080093722A1 (en) | Encapsulation type semiconductor device and manufacturing method thereof | |
JPH1079401A (en) | Semiconductor device and manufacturing method thereof | |
JP2002203945A (en) | Semiconductor device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |