US20070030185A1 - Parallel-to-serial converter - Google Patents
Parallel-to-serial converter Download PDFInfo
- Publication number
- US20070030185A1 US20070030185A1 US11/196,691 US19669105A US2007030185A1 US 20070030185 A1 US20070030185 A1 US 20070030185A1 US 19669105 A US19669105 A US 19669105A US 2007030185 A1 US2007030185 A1 US 2007030185A1
- Authority
- US
- United States
- Prior art keywords
- digital
- inputs
- analog
- data
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
Definitions
- the present invention relates to a system and method for processing different input and output types, and particularly to a system and method of using a scalable software module for processing discrete input/output types from a parallel format to a serial format.
- Software (includes firmware) is generally used for processing various input/output types involving flight deck modules.
- Software development costs are extremely high in avionics. Indeed, the software necessary for controlling conventional flight deck modules with a large number of inputs and outputs may be more costly than the hardware.
- a system on an aircraft for converting plural data inputs and plural data outputs from a parallel format to a serial format includes, a microcontroller for executing code out of a memory module; an integrated software module that accepts plural variable number of inputs and generates a plural variable number of outputs; an analog input processing module that receives plural analog inputs, converts the analog inputs to digital data and sends the digital data to the integrated software module; a digital input processing module that receives discrete digital inputs and transfers the digital inputs to the integrated software module; a digital output module that receives digital data from the integrated software module; and an analog output module that receives digital data from the integrated software module and converts the digital data into analog data by using a digital to analog converter.
- a method for processing plural data inputs and data outputs from a parallel to a serial format includes, receiving analog inputs, wherein an analog processing module receives the analog inputs; converting the analog inputs to a digital format; transferring the converted analog inputs to an integrated software module; and processing the converted analog inputs, wherein the integrated software module processes the converted analog inputs based on a destination format.
- the method also includes, receiving digital inputs, wherein a digital input processing module receives digital inputs and transfers the digital inputs to the integrated software module.
- a digital output processing module receives digital data from the integrated software module and transfers the digital data to a destination; and an analog output module receives digital data from the integrated software module, converts the digital data to an analog data format and then transfers the analog data to a destination.
- FIG. 1 is a block diagram of a system for converting data inputs and data outputs from a parallel format into a serial format, according to an embodiment of the present invention
- FIG. 2 is a block diagram of a system for converting data inputs and data outputs from a parallel format into a serial format, according to another embodiment of the present invention
- FIG. 3 is a flow chart of a method for processing analog inputs, according to another embodiment of the present invention.
- FIG. 4 is a flow chart of a method for processing digital inputs, according to another embodiment of the present invention.
- FIG. 5 is a flow chart of a method for processing digital outputs, according to another embodiment of the present invention.
- FIG. 6 is a flow chart of a method for processing analog outputs, according to another embodiment of the present invention.
- FIG. 7 is a flow chart of a method for initializing the system shown in FIG. 2 for determining the number of analog input/output and digital input/output, according to a further embodiment of the present invention.
- the present invention provides a system that can be used in aircrafts for converting analog and digital inputs from a parallel format to a serial format by using a scalable software module.
- analog and digital inputs may originate from various flight deck modules on an aircraft that are used for plural functions.
- the flight deck modules may be used to control aircraft systems, such as climate control, air conditioning, electrical power systems, window heat, pass signs, anti-ice systems, hydraulics, cargo heat, anti-collision, bleed air, and fuel jettisoning systems.
- the present invention enables an integrated software module to convert plural parallel inputs into a serial format.
- the software module processes various inputs/outputs, for example, digital discrete inputs, discrete outputs, analog discrete inputs, and analog outputs to a serial format.
- the software module is scalable and allows addition of future inputs from plural sources.
- the integrated software module has a modular structure, which allows addition of drivers/code to process inputs from a variety of sources.
- the number of input devices and pins are determined, as described below in detail.
- the number of inputs and input types determines how data is packed on an output serial bus, during normal operation.
- a microcontroller is used to convert serial data to discrete inputs, discrete outputs, analog inputs, or analog outputs, as described below in detail.
- a particular output is not necessarily associated with a particular input (analog or digital).
- a microcontroller that processes the input and output signals uses a modular software program coded in a way to work with a variety of input and output signal types. As technology changes and more hardware is added providing different inputs, the core software program code stays the same or is simply upgraded to handle future input types.
- FIG. 1 shows a block diagram of an exemplary system 10 for converting data inputs from a parallel format to a serial format and data outputs from a serial format to a parallel format, according to one aspect of the present invention.
- System 10 communicates with external locations (including locations within an aircraft) via an external communications system (or interface or bus) 130 (for example, an Ethernet-based or an RS485-based network).
- the external communications system 130 includes a communication bus driver and a high speed serial bus.
- System 10 includes a processing module 110 (may also be referred to as module 110 or “processing hardware block” 110 ) for interfacing with the external communications system 130 .
- Module 110 includes a communication interface 104 , and a microcontroller 82 coupled via a local internal bus (not shown).
- Communication interface 104 is used by module 110 for receiving inputs and transmitting outputs.
- Module 110 controls plural devices/components using a serial data bus 112 and 234 (shown as data output bus 112 and data input bus 234 , respectively).
- the microcontroller 82 has access to local memory module 18 (that may be random access memory, read only memory, or any another type of memory) that stores a software module 84 (or firmware, used interchangeably throughout this specification) for processing various inputs/outputs, as described below.
- the software module 84 uses a modular software program that allows expandable inputs and outputs.
- the software module 84 provides computer software program/instructions for processing and communicating data from various analog inputs 30 , and digital inputs 50 and processing and communicating various analog outputs 40 and digital outputs 60 .
- microcontroller(s) or processor(s) as shown in FIG. 1 .
- processor(s) any particular type or number of microcontroller(s) or processor(s) as shown in FIG. 1 .
- a state machine or an application specific integrated circuit/field programmable gate array (FPGA) can be used to achieve similar results as described herein.
- System 10 also includes a multiplexer 70 (may also be referred to as “Mux 70 ”) containing a type of multiplexer circuit as is typically used for selecting data to combine two or more signals onto a single line, by placing the signals onto the single line at different times.
- Mux 70 is operationally connected to an analog-to-digital converter (A/D converter) 80 (module 100 ), a digital-to-analog converter (D/A converter) 78 (module 200 ) and various registers (digital in-shift register 72 (module 300 ) and digital out shift register 74 (module 400 )) as shown in FIG. 1 and described below.
- Registers 72 and 74 may be loadable, i.e., parallel in and serial out type registers.
- System 10 includes various modules (or interface units, used interchangeably throughout this specification) to process different types of inputs and outputs.
- analog inputs 30 are processed by analog input processing module 100 (module 100 )
- analog outputs are processed by analog output processing module 200 (module 200 )
- discrete digital inputs are handled by digital input processing module 300 (module 300 )
- digital outputs are handled by digital output processing module 400 (module 400 ).
- the various modules are described below in detail.
- module 110 selects a multiplexer 70 channel.
- Module 110 receives zero's (0s) or ones (1s) associated with a particular channel via bus 234 .
- Microcontroller 82 determines the length/type of the data input for every module (i.e. 100 , 200 , 300 and 400 ).
- the number of input/output (“I/O”) bits is determined. First a multiplexer channel associated with the I/O type is selected using the channel select signal 12 . Next, zeroes (or ones (1s)) are shifted through the shift registers and/or converters associated with the selected channel. Finally, a walking one (1) (or zero (0)) is shifted through to determine the length of the shift registers. For the digital inputs (in module 300 ), the microcontroller ( 82 ) changes the CHANNEL SELECT signal 12 to select the digital input channel of the multiplexer 70 so that the output of the right most digital input shift register (shown as 74 A) is connected to the data input bus 234 .
- the microcontroller ( 82 ) fills the digital input shift registers with zeros (or 1s) by clocking in a long string of zeros (or 1s) using the data output bus 112 and clock 114 .
- the length of zeroes (or 1s) used is a large number representing the longest shift register that could be implemented.
- the shift register length is determined by clocking in ones to form a walking one (or zero) pattern. As discussed above either zero or one can be used to ascertain the number of input/outputs.
- A/D converters 80 (and D/A converters 78 ) often require a chip select signal for serial synchronization and a strobe to initiate conversion.
- an A/D Strobe 120 and an A/D chip select signal 122 are provided for selecting the A/D converters 80 .
- Microcontroller 82 sends A/D chip select signal 122 and A/D strobe signal 120 to select A/D converter(s) 80 .
- a D/A strobe 124 signal and D/A chip select signal 128 is used by microcontroller 82 to select D/A converters 78 for converting digital data into analog data. It is noteworthy that D/A select strobe and signals, and A/D select and strobe signals may not be needed depending on the type of A/D and/or D/A converter that is being used by modules 100 and 200 , respectively.
- System 10 also uses byte strobe signals, such as bite strobes 126 , to simulate inputs for built-in testing.
- Bite (built-in test equipment) testing can be performed through the external communications interface 130 by using some of the digital inputs 50 or the analog inputs 30 as monitors for the digital outputs 60 or the analog outputs 40 .
- Analog inputs 30 are processed using module 100 .
- Analog inputs 30 may originate from various devices/sources including without limitation flight deck modules (not shown)/integrated flight deck panel.
- an analog input may be from a flight deck module (not shown) for initiating an air conditioning system (not shown).
- Analog input processing module 100 includes a configuration register (A/D configuration register 72 A) (may also be referred to as register 72 A).
- Register 72 A is configured by configuration discrete input(s) 76 A (may also be referred to as “inputs”).
- Input 76 A is a hard-wired input that specifies the type of A/D converter 80 used for converting analog data to digital format.
- A/D configuration shift register 72 A includes an integral input latch (not shown) that is loaded using a discrete input strobe 116 (such as 74HC597). After register 72 A is configured, analog inputs 30 are converted to a digital format by the A/D converter 80 and then sent to module 110 via multiplexer 70 and data input bus 234 .
- Software module 84 processes the received digital data.
- This data is then output via the external communications system 130 .
- the output can be used to produce various instructions, for example, to initiate an air conditioning system (not shown).
- external communications system 130 can be used to receive and send data inputs in plural formats.
- Integrated software module 84 and the systems shown in FIGS. 1 and 2 can handle various inputs/outputs using external communication system 130 .
- Analog output processing module 200 outputs analog outputs 40 (for example, for light intensity controls).
- Module 200 includes a D/A configuration register 72 B (may also be referred to as register 72 B) that receives configuration input 76 B (similar to register 72 A and input 76 A).
- Digital data may be received via communication system 130 .
- Software module 84 processes/formats the data based on the output type. The digital data is then sent to D/A converters 78 , via register 72 B. The analog outputs 40 are then sent out to the intended destinations.
- Digital input processing module 300 processes digital inputs.
- Module 300 receives digital data inputs 50 (for example, from discrete switches), via a digital input interface 132 .
- the digital inputs are stored in shift registers 72 and then sent to the software module 84 via data input bus 234 .
- Software module 84 processes the digital inputs and generates an output, which is sent (shifted/transmitted) out via communication system 130 .
- the number of in-shift registers (shown as 3 in module 300 (and also in module 400 )) is not important. Any number of registers can be used to stage digital inputs 50 .
- Digital output module 400 is used to produce a digital output (shown as 60 ).
- Digital outputs 60 may be used for various functions, for example, to turn lights off and on.
- the digital in shift registers 74 associated with the digital outputs 60 have an integral output latch (not shown) that is loaded using a signal from a discrete output strobe 118 , which is similar to a 74HC595.
- system 10 layout is only intended to illustrate the adaptive aspects of the present invention.
- An example of another system layout ( 10 A) is shown in FIG. 2 .
- System 10 A and system 10 have various common components and modules.
- data flows serially among modules 300 , 400 , 100 , and 200 as opposed to flowing in a parallel manner via Mux 70 , as shown in system 10 of FIG. 1 .
- Boundary flip-flops 300 A, 400 A and 100 A are used to determine the boundaries between each module/interface type (i.e. modules 100 , 200 , 300 and 400 ).
- a large number i.e. at least a number large enough to accommodate various inputs/outputs from modules 100 , 200 , 300 and 400
- the 1s or 0s are shifted through registers 72 , 74 , 72 A and 72 B.
- a boundary bit is set using boundary strobe 126 A in boundary flip-flops 300 A, 400 A and 100 A.
- Microcontroller 82 toggles through the boundary bits and determines the number of input/output types it has to process from modules (or interface) 100 , 200 , 300 and 400 . It is noteworthy that this information can also be pre-programmed and stored in memory 18 .
- Microcontroller 82 uses data output bus 112 to communicate to all the input/output devices. All the data from modules 100 , 200 , 300 and 400 are received/processed by microcontroller 82 via input bus 234 . The functionality and operation of modules 100 , 200 , 300 and 400 is the same as described above with respect to FIG. 1 .
- FIG. 3 shows a flow chart of a method 320 for processing analog inputs 30 (shown in FIGS. 1 and 2 ).
- Microcontroller 82 reads the state of configuration discrete inputs 76 A using channel select signal 12 ( FIG. 1 ). Inputs 76 A are used to determine the characteristics of A/D converters 80 . The A/D characteristics can be stored in memory 18 or any other location. Channel selection and conversion is performed by using the characteristics information, data output bus 112 , clock 114 , A/D chip select 122 , A/D strobe 120 and data input bus 234 . It is noteworthy that A/D chip select and/or A/D strobe may not be needed depending on the type of A/D converter(s) 80 .
- the method 320 comprises a step S 322 , for determining the number of analog inputs 30 (shown in FIGS. 1 and 2 ) and acquiring the related configuration information for the A/D converters (such as from the configuration Register 74 ), upon power up.
- the configuration discrete input 76 A (shown in FIGS. 1 and 2 ) is a hard-wired input that specifies the type of A/D converter and number of A/D converters 80 (shown in FIGS. 1 and 2 ).
- the number of analog inputs to be used may be stored in memory 18 or any other location.
- the number of analog inputs is used to read analog inputs 30 . It is noteworthy that this step is a part of system 10 / 10 A initialization.
- step S 324 analog inputs are converted from an analog format to a digital format.
- analog inputs 30 are converted to a digital format by the A/D converters 80 .
- step S 326 the resulting digital data is received by software module 84 via a data input bus 234 (shown in FIGS. 1 and 2 ).
- the digital data is sent via multiplexer 70 (as shown in FIG. 1 ) or serially as shown in FIG. 2 .
- step S 328 the software module 84 (shown in FIGS. 1 and 2 ) processes and formats the converted digital data.
- the microcontroller 82 (shown in FIGS. 1 and 2 ) changes the format of the digital data and packs the digital data for output through the communication interface 104 (shown in FIGS. 1 and 2 ).
- a step S 330 comprises transmitting/sending/latching/shifting (used interchangeably throughout this specification) the data via an external communications system 130 (shown in FIGS. 1 and 2 ) to the appropriate destination.
- FIG. 4 shows a flow chart of a method 340 for processing digital inputs 50 (shown in FIGS. 1 and 2 ).
- the digital inputs 50 may be sent from discrete switches (not shown) to register 72 (shown in FIGS. 1 and 2 ) via a digital input interface 132 (shown in FIGS. 1 and 2 ).
- Channel select signal 12 is set up to select the discrete digital data in shift registers ( 72 ).
- the discrete input strobe 116 is pulsed to latch the state of the digital input interface 132 into digital in shift registers 72 .
- a clock pulse is generated using clock signal 114 .
- the state of data input bus 234 is acquired and stored in memory 18 . After all the inputs are read, the discrete input states are reported using interface 130 .
- step S 342 upon power up the number of digital inputs 50 (shown in FIGS. 1 and 2 ) is determined as described above.
- step 344 the digital inputs ( 132 ) are latched into the digital input shift registers ( 72 ) using the digital input strobe ( 116 ).
- step S 346 the stored digital input and the input discrete data is received serially via data input bus 234 (shown in FIGS. 1 and 2 ).
- step S 348 the microcontroller 82 (shown in FIGS. 1 and 2 ) using software module 84 , formats the digital data, in a predetermined pattern.
- step S 350 digital data, is transmitted/sent/latched/shifted via external communication system 130 (shown in FIGS. 1 and 2 ), to the appropriate destination.
- FIG. 5 shows a flow chart of a method 360 for processing digital outputs 60 (shown in FIGS. 1 and 2 ).
- Digital output state information is received via external communication interface 130 .
- a discrete output state is then setup via data output bus 112 .
- a clock pulse is generated using clock signal 114 .
- the output states are then shifted to digital out shift registers 74 .
- Discrete output strobe 118 is pulsed to establish the state of the digital outputs 60 . Thereafter, digital outputs 60 can be sent out to the appropriate destinations.
- the method 360 comprises a step S 362 of determining a number of digital outputs 60 upon power up, such as by reading digital out shift registers 74 . This step is typically performed when system 10 / 10 A are initialized upon power up or reset.
- step S 364 the number of digital outputs is stored in memory and thereafter digital data is received from external communication system 130 .
- step S 366 the number of digital outputs is used to unpack the received data from external communication system (or sources) 130 .
- Step S 368 digital outputs are placed into digital out shift registers 74 (shown in FIGS. 1 and 2 ).
- step S 370 digital outputs 60 are shifted (or transmitted/latched/sent) (shown in FIGS. 1 and 2 ) to the appropriate destination.
- FIG. 6 shows a flow chart of a method 380 for processing analog outputs 40 (shown in FIGS. 1 and 2 ).
- Analog output states are acquired from external communications interface 130 .
- D/A converters 78 are controlled using configuration register 72 B and configuration discrete inputs 76 B.
- Configuration register 72 B is accessed via data output bus 112 using D/A strobe 124 and D/A chip select 128 . It is noteworthy that D/A chip select and strobe signals may not be needed depending on the type of D/A converter.
- step S 382 a number of analog outputs 40 (shown in FIGS. 1 and 2 ), such as from counting the number of analog output pins or by reading the configuration shift register 72 B is determined. This step is typically performed during power up/initialization.
- step S 384 the number of digital output pins is stored and digital data is received.
- step S 386 software module 84 formats and processes the digital data.
- step S 388 D/A converter(s) 78 (shown in FIGS. 1 and 2 ) convert the digital data to an analog format.
- step S 392 the analog data is shifted/transmitted to the appropriate destination.
- FIG. 7 shows a flow chart of a method for initializing system 10 A.
- System 10 upon power up determines the number of input devices and pins. The number of inputs and input types will determine how the data is packed on an output serial bus (such as data output bus 112 in FIGS. 1 and 2 ), during normal operation.
- an output serial bus such as data output bus 112 in FIGS. 1 and 2
- step S 700 N number of 1s (or zeros (0s)) is shifted into the shift registers of FIG. 2 (for example, registers 72 , 72 A, 72 B and 74 ).
- the number N is a large integer number that represents a maximum shift register chain length. This number can be preprogrammed.
- step S 702 an input or output shift register is selected using the Select signal 12 A.
- step S 704 the shift count is initialized to 0.
- step S 706 a zero (or a 1 , if 0s were shifted in step S 700 ) is shifted into the shift registers and converted using data output bus 112 and clock 114 .
- step S 710 microcontroller 82 determines if the data input bus ( 234 ) has provided a zero. If a zero is not read, then the shift count is incremented (in step S 708 ) and the process continues from step S 706 . If a zero is reached, then in step S 712 , the shift count is equal to the number of input/output channels.
- an integrated software module that can process plural inputs from various sources to produce plural outputs for various destinations.
- This software module is scalable and can accommodate future varying number of inputs/outputs without expensive software upgrade/re-writes.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a system and method for processing different input and output types, and particularly to a system and method of using a scalable software module for processing discrete input/output types from a parallel format to a serial format.
- 2. Background
- Conventional commercial airplane panels, such as those found on a Boeing 777®, have many individual flight deck modules in which each module uses a large number of switches and annunciators. These switches and annunciators have multiple analog inputs and outputs as well as digital inputs and outputs. Different types of inputs and outputs contribute to design complexity, increased components and module cost.
- For example, using a high number of inputs and outputs require additional hardware, such as, an increased number of module connector pins and wire harnesses. The large number of pins needed for conventional flight deck modules also requires large amounts of printed circuit board space.
- Software (includes firmware) is generally used for processing various input/output types involving flight deck modules. Software development costs are extremely high in avionics. Indeed, the software necessary for controlling conventional flight deck modules with a large number of inputs and outputs may be more costly than the hardware.
- To accommodate several modules with various numbers of inputs and outputs, separate software is needed for each module having a different number of inputs and outputs. Thus when one module (with a number of inputs and outputs) is exchanged for a different module (with a different number of inputs and outputs), the associated software must be modified. Such software modifications increase the overall design costs associated with designing/upgrading aircrafts.
- Therefore, what is desired is a system that can efficiently process inputs and outputs from plural sources using an integrated/scalable software module.
- In one aspect of the present invention, a system on an aircraft for converting plural data inputs and plural data outputs from a parallel format to a serial format is provided. The system includes, a microcontroller for executing code out of a memory module; an integrated software module that accepts plural variable number of inputs and generates a plural variable number of outputs; an analog input processing module that receives plural analog inputs, converts the analog inputs to digital data and sends the digital data to the integrated software module; a digital input processing module that receives discrete digital inputs and transfers the digital inputs to the integrated software module; a digital output module that receives digital data from the integrated software module; and an analog output module that receives digital data from the integrated software module and converts the digital data into analog data by using a digital to analog converter.
- In another aspect of the present invention, a method for processing plural data inputs and data outputs from a parallel to a serial format is provided. The method includes, receiving analog inputs, wherein an analog processing module receives the analog inputs; converting the analog inputs to a digital format; transferring the converted analog inputs to an integrated software module; and processing the converted analog inputs, wherein the integrated software module processes the converted analog inputs based on a destination format.
- The method also includes, receiving digital inputs, wherein a digital input processing module receives digital inputs and transfers the digital inputs to the integrated software module.
- Also, a digital output processing module receives digital data from the integrated software module and transfers the digital data to a destination; and an analog output module receives digital data from the integrated software module, converts the digital data to an analog data format and then transfers the analog data to a destination.
- This brief summary has been provided so that the nature of the invention may be understood quickly. A more complete understanding of the invention can be obtained by reference to the following detailed description of the preferred embodiments thereof in connection with the attached drawings.
- The foregoing features and other features of the present invention will now be described with reference to the drawings of a preferred embodiment. In the drawings, the same components have the same reference numerals. The illustrated embodiment is intended to illustrate, but not to limit the invention. The drawings include the following Figures:
-
FIG. 1 is a block diagram of a system for converting data inputs and data outputs from a parallel format into a serial format, according to an embodiment of the present invention; -
FIG. 2 is a block diagram of a system for converting data inputs and data outputs from a parallel format into a serial format, according to another embodiment of the present invention; -
FIG. 3 is a flow chart of a method for processing analog inputs, according to another embodiment of the present invention; -
FIG. 4 is a flow chart of a method for processing digital inputs, according to another embodiment of the present invention; -
FIG. 5 is a flow chart of a method for processing digital outputs, according to another embodiment of the present invention; -
FIG. 6 is a flow chart of a method for processing analog outputs, according to another embodiment of the present invention; and -
FIG. 7 is a flow chart of a method for initializing the system shown inFIG. 2 for determining the number of analog input/output and digital input/output, according to a further embodiment of the present invention. - The following detailed description is of the best currently contemplated modes of carrying out the invention. The detailed description is not to be taken in a limiting sense. The detailed description is made merely for the purpose of illustrating the general principles of the invention, since the scope of the invention is best defined by the appended claims.
- The present invention provides a system that can be used in aircrafts for converting analog and digital inputs from a parallel format to a serial format by using a scalable software module. Such analog and digital inputs may originate from various flight deck modules on an aircraft that are used for plural functions. For example, the flight deck modules may be used to control aircraft systems, such as climate control, air conditioning, electrical power systems, window heat, pass signs, anti-ice systems, hydraulics, cargo heat, anti-collision, bleed air, and fuel jettisoning systems.
- Although the present invention is described in the context of serving aircraft flight deck modules, it is to be understood that the present invention is also useful for applications, including but not limited to, military tanks, maritime vessels, space craft, missile, and other vehicles.
- In one aspect, the present invention enables an integrated software module to convert plural parallel inputs into a serial format. The software module processes various inputs/outputs, for example, digital discrete inputs, discrete outputs, analog discrete inputs, and analog outputs to a serial format. The software module is scalable and allows addition of future inputs from plural sources. The integrated software module has a modular structure, which allows addition of drivers/code to process inputs from a variety of sources.
- At system power up, the number of input devices and pins are determined, as described below in detail. The number of inputs and input types determines how data is packed on an output serial bus, during normal operation.
- All inputs and outputs may be received on a bus (such as an RS485 bus). In one aspect, a microcontroller is used to convert serial data to discrete inputs, discrete outputs, analog inputs, or analog outputs, as described below in detail.
- A particular output (analog or digital) is not necessarily associated with a particular input (analog or digital). A microcontroller that processes the input and output signals uses a modular software program coded in a way to work with a variety of input and output signal types. As technology changes and more hardware is added providing different inputs, the core software program code stays the same or is simply upgraded to handle future input types.
- Overall System:
-
FIG. 1 shows a block diagram of anexemplary system 10 for converting data inputs from a parallel format to a serial format and data outputs from a serial format to a parallel format, according to one aspect of the present invention.System 10 communicates with external locations (including locations within an aircraft) via an external communications system (or interface or bus) 130 (for example, an Ethernet-based or an RS485-based network). Theexternal communications system 130 includes a communication bus driver and a high speed serial bus. -
System 10 includes a processing module 110 (may also be referred to asmodule 110 or “processing hardware block” 110) for interfacing with theexternal communications system 130.Module 110 includes acommunication interface 104, and amicrocontroller 82 coupled via a local internal bus (not shown).Communication interface 104 is used bymodule 110 for receiving inputs and transmitting outputs. -
Module 110 controls plural devices/components using aserial data bus 112 and 234 (shown asdata output bus 112 anddata input bus 234, respectively). Themicrocontroller 82 has access to local memory module 18 (that may be random access memory, read only memory, or any another type of memory) that stores a software module 84 (or firmware, used interchangeably throughout this specification) for processing various inputs/outputs, as described below. - The
software module 84 uses a modular software program that allows expandable inputs and outputs. Thesoftware module 84 provides computer software program/instructions for processing and communicating data from variousanalog inputs 30, anddigital inputs 50 and processing and communicating variousanalog outputs 40 anddigital outputs 60. - It is noteworthy that the present invention is not limited to using any particular type or number of microcontroller(s) or processor(s) as shown in
FIG. 1 . In another aspect, a state machine or an application specific integrated circuit/field programmable gate array (FPGA) can be used to achieve similar results as described herein. -
System 10 also includes a multiplexer 70 (may also be referred to as “Mux 70”) containing a type of multiplexer circuit as is typically used for selecting data to combine two or more signals onto a single line, by placing the signals onto the single line at different times.Mux 70 is operationally connected to an analog-to-digital converter (A/D converter) 80 (module 100), a digital-to-analog converter (D/A converter) 78 (module 200) and various registers (digital in-shift register 72 (module 300) and digital out shift register 74 (module 400)) as shown in FIG. 1 and described below.Registers -
System 10 includes various modules (or interface units, used interchangeably throughout this specification) to process different types of inputs and outputs. For example,analog inputs 30 are processed by analog input processing module 100 (module 100), analog outputs are processed by analog output processing module 200 (module 200); discrete digital inputs are handled by digital input processing module 300 (module 300) and digital outputs are handled by digital output processing module 400 (module 400). The various modules are described below in detail. - At power up (i.e. when
system 10 is initialized),module 110 selects amultiplexer 70 channel.Module 110 receives zero's (0s) or ones (1s) associated with a particular channel viabus 234.Microcontroller 82 then determines the length/type of the data input for every module (i.e. 100, 200, 300 and 400). - As part of
system 10 initialization, the number of input/output (“I/O”) bits is determined. First a multiplexer channel associated with the I/O type is selected using the channel select signal 12. Next, zeroes (or ones (1s)) are shifted through the shift registers and/or converters associated with the selected channel. Finally, a walking one (1) (or zero (0)) is shifted through to determine the length of the shift registers. For the digital inputs (in module 300), the microcontroller (82) changes the CHANNEL SELECT signal 12 to select the digital input channel of themultiplexer 70 so that the output of the right most digital input shift register (shown as 74A) is connected to thedata input bus 234. The microcontroller (82) fills the digital input shift registers with zeros (or 1s) by clocking in a long string of zeros (or 1s) using thedata output bus 112 andclock 114. The length of zeroes (or 1s) used is a large number representing the longest shift register that could be implemented. The shift register length is determined by clocking in ones to form a walking one (or zero) pattern. As discussed above either zero or one can be used to ascertain the number of input/outputs. - A/D converters 80 (and D/A converters 78) often require a chip select signal for serial synchronization and a strobe to initiate conversion. For example, an A/
D Strobe 120 and an A/D chipselect signal 122 are provided for selecting the A/D converters 80.Microcontroller 82 sends A/D chipselect signal 122 and A/D strobe signal 120 to select A/D converter(s) 80. Likewise, a D/Astrobe 124 signal and D/A chipselect signal 128 is used bymicrocontroller 82 to select D/A converters 78 for converting digital data into analog data. It is noteworthy that D/A select strobe and signals, and A/D select and strobe signals may not be needed depending on the type of A/D and/or D/A converter that is being used bymodules -
System 10 also uses byte strobe signals, such as bite strobes 126, to simulate inputs for built-in testing. Bite (built-in test equipment) testing can be performed through theexternal communications interface 130 by using some of thedigital inputs 50 or theanalog inputs 30 as monitors for thedigital outputs 60 or the analog outputs 40. - Turning in detail to
FIG. 1 ,analog inputs 30 are processed usingmodule 100.Analog inputs 30 may originate from various devices/sources including without limitation flight deck modules (not shown)/integrated flight deck panel. For example, an analog input may be from a flight deck module (not shown) for initiating an air conditioning system (not shown). - Analog
input processing module 100 includes a configuration register (A/D configuration register 72A) (may also be referred to asregister 72A).Register 72A is configured by configuration discrete input(s) 76A (may also be referred to as “inputs”).Input 76A is a hard-wired input that specifies the type of A/D converter 80 used for converting analog data to digital format. A/Dconfiguration shift register 72A includes an integral input latch (not shown) that is loaded using a discrete input strobe 116 (such as 74HC597). Afterregister 72A is configured,analog inputs 30 are converted to a digital format by the A/D converter 80 and then sent tomodule 110 viamultiplexer 70 anddata input bus 234.Software module 84 processes the received digital data. This data is then output via theexternal communications system 130. The output can be used to produce various instructions, for example, to initiate an air conditioning system (not shown). It is noteworthy thatexternal communications system 130 can be used to receive and send data inputs in plural formats.Integrated software module 84 and the systems shown inFIGS. 1 and 2 can handle various inputs/outputs usingexternal communication system 130. - Analog
output processing module 200 outputs analog outputs 40 (for example, for light intensity controls).Module 200 includes a D/A configuration register 72B (may also be referred to asregister 72B) that receivesconfiguration input 76B (similar to register 72A andinput 76A). Digital data may be received viacommunication system 130.Software module 84 processes/formats the data based on the output type. The digital data is then sent to D/A converters 78, viaregister 72B. The analog outputs 40 are then sent out to the intended destinations. - Digital input processing module 300 (also referred to as “
module 300”) processes digital inputs.Module 300 receives digital data inputs 50 (for example, from discrete switches), via adigital input interface 132. The digital inputs are stored inshift registers 72 and then sent to thesoftware module 84 viadata input bus 234.Software module 84 processes the digital inputs and generates an output, which is sent (shifted/transmitted) out viacommunication system 130. It is noteworthy that the number of in-shift registers (shown as 3 in module 300 (and also in module 400)) is not important. Any number of registers can be used to stagedigital inputs 50. -
Digital output module 400 is used to produce a digital output (shown as 60). Digital outputs 60 may be used for various functions, for example, to turn lights off and on. The digital inshift registers 74 associated with thedigital outputs 60 have an integral output latch (not shown) that is loaded using a signal from adiscrete output strobe 118, which is similar to a 74HC595. - It is noteworthy that the
system 10 layout is only intended to illustrate the adaptive aspects of the present invention. An example of another system layout (10A) is shown inFIG. 2 .System 10A andsystem 10 have various common components and modules. Insystem 10A, data flows serially amongmodules Mux 70, as shown insystem 10 ofFIG. 1 . -
System 10A is initialized upon power up. Boundary flip-flops 300A, 400A and 100A are used to determine the boundaries between each module/interface type (i.e.modules modules data output bus 112. The 1s or 0s are shifted throughregisters boundary strobe 126A in boundary flip-flops 300A, 400A and 100A.Microcontroller 82 toggles through the boundary bits and determines the number of input/output types it has to process from modules (or interface) 100, 200, 300 and 400. It is noteworthy that this information can also be pre-programmed and stored inmemory 18. -
Microcontroller 82 usesdata output bus 112 to communicate to all the input/output devices. All the data frommodules microcontroller 82 viainput bus 234. The functionality and operation ofmodules FIG. 1 . - Processing Analog Inputs:
-
FIG. 3 shows a flow chart of amethod 320 for processing analog inputs 30 (shown inFIGS. 1 and 2 ).Microcontroller 82 reads the state of configurationdiscrete inputs 76A using channel select signal 12 (FIG. 1 ).Inputs 76A are used to determine the characteristics of A/D converters 80. The A/D characteristics can be stored inmemory 18 or any other location. Channel selection and conversion is performed by using the characteristics information,data output bus 112,clock 114, A/D chip select 122, A/D strobe 120 anddata input bus 234. It is noteworthy that A/D chip select and/or A/D strobe may not be needed depending on the type of A/D converter(s) 80. - Turning in detail to
FIG. 3 , themethod 320 comprises a step S322, for determining the number of analog inputs 30 (shown inFIGS. 1 and 2 ) and acquiring the related configuration information for the A/D converters (such as from the configuration Register 74), upon power up. As discussed above, the configurationdiscrete input 76A (shown inFIGS. 1 and 2 ) is a hard-wired input that specifies the type of A/D converter and number of A/D converters 80 (shown inFIGS. 1 and 2 ). The number of analog inputs to be used may be stored inmemory 18 or any other location. The number of analog inputs is used to readanalog inputs 30. It is noteworthy that this step is a part ofsystem 10/10A initialization. - In step S324, analog inputs are converted from an analog format to a digital format. As described above regarding
FIGS. 1 and 2 ,analog inputs 30 are converted to a digital format by the A/D converters 80. - In step S326, the resulting digital data is received by
software module 84 via a data input bus 234 (shown inFIGS. 1 and 2 ). The digital data is sent via multiplexer 70 (as shown inFIG. 1 ) or serially as shown inFIG. 2 . - In step S328, the software module 84 (shown in
FIGS. 1 and 2 ) processes and formats the converted digital data. The microcontroller 82 (shown inFIGS. 1 and 2 ) changes the format of the digital data and packs the digital data for output through the communication interface 104 (shown inFIGS. 1 and 2 ). - A step S330 comprises transmitting/sending/latching/shifting (used interchangeably throughout this specification) the data via an external communications system 130 (shown in
FIGS. 1 and 2 ) to the appropriate destination. - Processing Digital Inputs:
-
FIG. 4 shows a flow chart of amethod 340 for processing digital inputs 50 (shown inFIGS. 1 and 2 ). Thedigital inputs 50 may be sent from discrete switches (not shown) to register 72 (shown inFIGS. 1 and 2 ) via a digital input interface 132 (shown inFIGS. 1 and 2 ). Channel select signal 12 is set up to select the discrete digital data in shift registers (72). Thediscrete input strobe 116 is pulsed to latch the state of thedigital input interface 132 into digital in shift registers 72. A clock pulse is generated usingclock signal 114. The state ofdata input bus 234 is acquired and stored inmemory 18. After all the inputs are read, the discrete input states are reported usinginterface 130. - Turning in detail to
FIG. 4 , in step S342, upon power up the number of digital inputs 50 (shown inFIGS. 1 and 2 ) is determined as described above. - In step 344, the digital inputs (132) are latched into the digital input shift registers (72) using the digital input strobe (116).
- In step S346, the stored digital input and the input discrete data is received serially via data input bus 234 (shown in
FIGS. 1 and 2 ). - In step S348, the microcontroller 82 (shown in
FIGS. 1 and 2 ) usingsoftware module 84, formats the digital data, in a predetermined pattern. - In step S350, digital data, is transmitted/sent/latched/shifted via external communication system 130 (shown in
FIGS. 1 and 2 ), to the appropriate destination. - Processing Digital Outputs:
-
FIG. 5 shows a flow chart of amethod 360 for processing digital outputs 60 (shown inFIGS. 1 and 2 ). Digital output state information is received viaexternal communication interface 130. A discrete output state is then setup viadata output bus 112. A clock pulse is generated usingclock signal 114. The output states are then shifted to digital out shift registers 74.Discrete output strobe 118 is pulsed to establish the state of thedigital outputs 60. Thereafter,digital outputs 60 can be sent out to the appropriate destinations. - Turning in detail to
FIG. 5 , themethod 360 comprises a step S362 of determining a number ofdigital outputs 60 upon power up, such as by reading digital out shift registers 74. This step is typically performed whensystem 10/10A are initialized upon power up or reset. - In step S364, the number of digital outputs is stored in memory and thereafter digital data is received from
external communication system 130. - In step S366, the number of digital outputs is used to unpack the received data from external communication system (or sources) 130.
- In Step S368, digital outputs are placed into digital out shift registers 74 (shown in
FIGS. 1 and 2 ). - In step S370,
digital outputs 60 are shifted (or transmitted/latched/sent) (shown inFIGS. 1 and 2 ) to the appropriate destination. - Processing Analog Outputs:
-
FIG. 6 shows a flow chart of amethod 380 for processing analog outputs 40 (shown inFIGS. 1 and 2 ). Analog output states are acquired fromexternal communications interface 130. D/A converters 78 are controlled usingconfiguration register 72B and configurationdiscrete inputs 76B.Configuration register 72B is accessed viadata output bus 112 using D/Astrobe 124 and D/A chip select 128. It is noteworthy that D/A chip select and strobe signals may not be needed depending on the type of D/A converter. - Turning in detail to
FIG. 6 , in step S382 a number of analog outputs 40 (shown inFIGS. 1 and 2 ), such as from counting the number of analog output pins or by reading theconfiguration shift register 72B is determined. This step is typically performed during power up/initialization. - In step S384, the number of digital output pins is stored and digital data is received. In step S386,
software module 84 formats and processes the digital data. In step S388, D/A converter(s) 78 (shown inFIGS. 1 and 2 ) convert the digital data to an analog format. - In step S392, the analog data is shifted/transmitted to the appropriate destination.
- Initialization:
-
FIG. 7 shows a flow chart of a method for initializingsystem 10A. System 10 (or 10A) upon power up determines the number of input devices and pins. The number of inputs and input types will determine how the data is packed on an output serial bus (such asdata output bus 112 inFIGS. 1 and 2 ), during normal operation. - Turning in detail to
FIG. 7 , in step S700, N number of 1s (or zeros (0s)) is shifted into the shift registers ofFIG. 2 (for example, registers 72, 72A, 72B and 74). Usingclock signal 114 anddata output bus 112 can perform this task. The number N is a large integer number that represents a maximum shift register chain length. This number can be preprogrammed. - In step S702, an input or output shift register is selected using the
Select signal 12A. - In step S704, the shift count is initialized to 0. In step S706, a zero (or a 1, if 0s were shifted in step S700) is shifted into the shift registers and converted using
data output bus 112 andclock 114. - In step S710,
microcontroller 82 determines if the data input bus (234) has provided a zero. If a zero is not read, then the shift count is incremented (in step S708) and the process continues from step S706. If a zero is reached, then in step S712, the shift count is equal to the number of input/output channels. - In one aspect of the present invention, an integrated software module is provided that can process plural inputs from various sources to produce plural outputs for various destinations. This software module is scalable and can accommodate future varying number of inputs/outputs without expensive software upgrade/re-writes.
- Although the present invention has been described with reference to specific embodiments, these embodiments are illustrative only and not limiting. Many other applications and embodiments of the present invention will be apparent in light of this disclosure and the following claims.
Claims (9)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/196,691 US7180437B1 (en) | 2005-08-03 | 2005-08-03 | Parallel-to-serial converter |
US11/566,101 US7312735B2 (en) | 2005-08-03 | 2006-12-01 | Parallel-to-serial converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/196,691 US7180437B1 (en) | 2005-08-03 | 2005-08-03 | Parallel-to-serial converter |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/566,101 Continuation US7312735B2 (en) | 2005-08-03 | 2006-12-01 | Parallel-to-serial converter |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070030185A1 true US20070030185A1 (en) | 2007-02-08 |
US7180437B1 US7180437B1 (en) | 2007-02-20 |
Family
ID=37717180
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/196,691 Active US7180437B1 (en) | 2005-08-03 | 2005-08-03 | Parallel-to-serial converter |
US11/566,101 Active US7312735B2 (en) | 2005-08-03 | 2006-12-01 | Parallel-to-serial converter |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/566,101 Active US7312735B2 (en) | 2005-08-03 | 2006-12-01 | Parallel-to-serial converter |
Country Status (1)
Country | Link |
---|---|
US (2) | US7180437B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2939214A1 (en) * | 2008-11-28 | 2010-06-04 | Thales Sa | Flight control system for aircraft, has matching device provided with controller comprising converting units for converting one format of set point i.e. digital set point, into another format of another set point i.e. analog set point |
US9357551B2 (en) * | 2014-05-30 | 2016-05-31 | Corning Optical Communications Wireless Ltd | Systems and methods for simultaneous sampling of serial digital data streams from multiple analog-to-digital converters (ADCS), including in distributed antenna systems |
CN111352878A (en) * | 2018-12-21 | 2020-06-30 | 创发信息科技(苏州)有限公司 | Digital signal processing system and method |
CN111562933A (en) * | 2020-04-23 | 2020-08-21 | Tcl空调器(中山)有限公司 | Air conditioner upgrading method and air conditioner system |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101594866B1 (en) * | 2009-06-02 | 2016-02-26 | 엘에스산전 주식회사 | Apparatus and method for converting parallel digital data to serial digital data for a circuit breaker |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4266274A (en) * | 1978-02-27 | 1981-05-05 | The Bendix Corporation | Microprocessor-based engine control systems |
US4729102A (en) * | 1984-10-24 | 1988-03-01 | Sundstrand Data Control, Inc. | Aircraft data acquisition and recording system |
US5063383A (en) * | 1990-06-04 | 1991-11-05 | National Semiconductor Corporation | System and method for testing analog to digital converter embedded in microcontroller |
US5416480A (en) * | 1994-04-08 | 1995-05-16 | Interactive Process Controls Corp. | Analog interface circuits for process controllers and process monitors |
US5424949A (en) * | 1993-07-30 | 1995-06-13 | Honeywell Inc. | Multi-channel data receiver system |
US5432949A (en) * | 1980-02-20 | 1995-07-11 | Hitachi, Ltd. | Monolithic integrated circuit having common external terminal for analog and digital signals and digital system using the same |
US6144327A (en) * | 1996-08-15 | 2000-11-07 | Intellectual Property Development Associates Of Connecticut, Inc. | Programmably interconnected programmable devices |
US6384753B1 (en) * | 2001-05-15 | 2002-05-07 | General Electric Company | High density analog interface |
US6448914B1 (en) * | 2000-10-24 | 2002-09-10 | Honeywell International Inc. | Integrated circuit for conditioning and conversion of bi-directional discrete and analog signals |
US6587058B1 (en) * | 1998-06-25 | 2003-07-01 | Equator Technologies, Inc. | Processing circuit and method for variable-length coding and decoding |
US6739145B2 (en) * | 2000-05-04 | 2004-05-25 | Vasu Tech Limited | Configurable electronic controller |
US6812871B2 (en) * | 2003-03-27 | 2004-11-02 | Delta Electronics Inc. | Extension unit for PLC system and I/O controller thereof |
US20050253744A1 (en) * | 2004-05-13 | 2005-11-17 | Johnson Controls Technology Company | Configurable output circuit and method |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6052073A (en) * | 1998-03-23 | 2000-04-18 | Pmc-Sierra Ltd. | Serial to parallel converter enabled by multiplexed flip-flop counters |
US6181990B1 (en) * | 1998-07-30 | 2001-01-30 | Teledyne Technologies, Inc. | Aircraft flight data acquisition and transmission system |
EP1021074B1 (en) | 1999-01-15 | 2012-06-20 | The Boeing Company | Solid state flight deck panels and components thereof |
-
2005
- 2005-08-03 US US11/196,691 patent/US7180437B1/en active Active
-
2006
- 2006-12-01 US US11/566,101 patent/US7312735B2/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4266274A (en) * | 1978-02-27 | 1981-05-05 | The Bendix Corporation | Microprocessor-based engine control systems |
US5432949A (en) * | 1980-02-20 | 1995-07-11 | Hitachi, Ltd. | Monolithic integrated circuit having common external terminal for analog and digital signals and digital system using the same |
US4729102A (en) * | 1984-10-24 | 1988-03-01 | Sundstrand Data Control, Inc. | Aircraft data acquisition and recording system |
US5063383A (en) * | 1990-06-04 | 1991-11-05 | National Semiconductor Corporation | System and method for testing analog to digital converter embedded in microcontroller |
US5424949A (en) * | 1993-07-30 | 1995-06-13 | Honeywell Inc. | Multi-channel data receiver system |
US5416480A (en) * | 1994-04-08 | 1995-05-16 | Interactive Process Controls Corp. | Analog interface circuits for process controllers and process monitors |
US6144327A (en) * | 1996-08-15 | 2000-11-07 | Intellectual Property Development Associates Of Connecticut, Inc. | Programmably interconnected programmable devices |
US6587058B1 (en) * | 1998-06-25 | 2003-07-01 | Equator Technologies, Inc. | Processing circuit and method for variable-length coding and decoding |
US6739145B2 (en) * | 2000-05-04 | 2004-05-25 | Vasu Tech Limited | Configurable electronic controller |
US6448914B1 (en) * | 2000-10-24 | 2002-09-10 | Honeywell International Inc. | Integrated circuit for conditioning and conversion of bi-directional discrete and analog signals |
US6384753B1 (en) * | 2001-05-15 | 2002-05-07 | General Electric Company | High density analog interface |
US6812871B2 (en) * | 2003-03-27 | 2004-11-02 | Delta Electronics Inc. | Extension unit for PLC system and I/O controller thereof |
US20050253744A1 (en) * | 2004-05-13 | 2005-11-17 | Johnson Controls Technology Company | Configurable output circuit and method |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2939214A1 (en) * | 2008-11-28 | 2010-06-04 | Thales Sa | Flight control system for aircraft, has matching device provided with controller comprising converting units for converting one format of set point i.e. digital set point, into another format of another set point i.e. analog set point |
US9357551B2 (en) * | 2014-05-30 | 2016-05-31 | Corning Optical Communications Wireless Ltd | Systems and methods for simultaneous sampling of serial digital data streams from multiple analog-to-digital converters (ADCS), including in distributed antenna systems |
US20160249343A1 (en) * | 2014-05-30 | 2016-08-25 | Corning Optical Communications Wireless Ltd | Systems and methods for simultaneous sampling of serial digital data streams from multiple analog-to-digital converters (adcs), including in distributed antenna systems |
US9807772B2 (en) * | 2014-05-30 | 2017-10-31 | Corning Optical Communications Wireless Ltd. | Systems and methods for simultaneous sampling of serial digital data streams from multiple analog-to-digital converters (ADCs), including in distributed antenna systems |
US10237873B2 (en) * | 2014-05-30 | 2019-03-19 | Corning Optical Communications Wireless Ltd | Systems and methods for simultaneous sampling of serial digital data streams from multiple analog-to-digital converters (ADCs), including in distributed antenna systems |
CN111352878A (en) * | 2018-12-21 | 2020-06-30 | 创发信息科技(苏州)有限公司 | Digital signal processing system and method |
CN111562933A (en) * | 2020-04-23 | 2020-08-21 | Tcl空调器(中山)有限公司 | Air conditioner upgrading method and air conditioner system |
Also Published As
Publication number | Publication date |
---|---|
US20070093915A1 (en) | 2007-04-26 |
US7312735B2 (en) | 2007-12-25 |
US7180437B1 (en) | 2007-02-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7715433B2 (en) | Universal controller and signal monitor | |
US7312735B2 (en) | Parallel-to-serial converter | |
EP2721502B1 (en) | Dynamically reconfigurable electrical interface | |
US8155801B2 (en) | Architecture with optimized interfacing for an aircraft hybrid cockpit control panel system | |
CN111339008B (en) | VPX platform architecture integrated radio frequency system | |
US5465106A (en) | Generic driver interface card | |
JPH1131088A (en) | Target i/o capable of reconfiguration of software for circuit emulation system | |
CN108681518B (en) | Low-speed IO time division multiplexing system | |
CN108121224B (en) | Apparatus and method for voltage regulation control of integrated circuits | |
US11055241B2 (en) | Integrated circuit having lanes interchangeable between clock and data lanes in clock forward interface receiver | |
GB2121997A (en) | Testing modular data processing systems | |
US5291611A (en) | Modular signal processing unit | |
Magro et al. | A software infrastructure for firmware-software interaction: The case of TPMs | |
Isik | ARINC 629 data bus standard on aircrafts | |
Sourav et al. | Design and implementation of remote terminal for MIL-STD-1553 B | |
CN101351770B (en) | A slave and a master device, a system incorporating the devices and a method of operating the slave device | |
JPH0713912A (en) | Input and output processing ic | |
US5668777A (en) | Torpedo signal processor | |
Butkowski et al. | FPGA firmware framework for MTCA. 4 AMC modules | |
Wang et al. | Design of SpaceWire Interface Conversion to PCI Bus | |
RU2179335C1 (en) | Weapon control system | |
US20150367967A1 (en) | Adaptable, modular, multi-purpose space vehicle backplane | |
Sejera | Reconfigurable Interface Board Between CubeSat Platform and Payload | |
Younis et al. | Miniaturized general-purpose architecture for I/O signals handling in aerospace applications | |
Alsalmani | DESIGN MODULAR COMMAND AND DATA HANDLING SUBSYSTEM HARDWARE ARCHITECTURES |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BOEING COMPANY, THE, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BANDY, PAUL W.;GASTON, DARRELL W.;LE, TOAN D.;REEL/FRAME:016866/0989;SIGNING DATES FROM 20050726 TO 20050801 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |