US20060269021A1 - Method and system for FM interference detection and mitigation - Google Patents
Method and system for FM interference detection and mitigation Download PDFInfo
- Publication number
- US20060269021A1 US20060269021A1 US11/286,950 US28695005A US2006269021A1 US 20060269021 A1 US20060269021 A1 US 20060269021A1 US 28695005 A US28695005 A US 28695005A US 2006269021 A1 US2006269021 A1 US 2006269021A1
- Authority
- US
- United States
- Prior art keywords
- signal envelope
- signal
- bluetooth
- magnitude
- envelope
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
- H04B1/1027—Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Definitions
- Certain embodiments of the invention relate to Bluetooth and FM communication. More specifically, certain embodiments of the invention relate to a method and system for FM interference detection and mitigation.
- Bluetooth-enabled devices such as headphones and/or speakers
- Other users may have portable electronic devices that may enable them to play stored audio content and/or receive audio content via broadcast communication, for example.
- integrating multiple audio communication technologies into a single device may be costly.
- Combining a plurality of different communication services into a portable electronic device or a wireless device may require separate processing hardware and/or separate processing software.
- coordinating the reception and/or transmission of data to and/or from the portable electronic device or a wireless device may require significant processing overhead that may impose certain operation restrictions and/or design challenges.
- a handheld device such as a cellphone that incorporates Bluetooth and Wireless LAN may pose certain coexistence problems caused by the close proximity of the Bluetooth and WLAN transceivers.
- simultaneous use of a plurality of radios in a handheld may result in significant increases in power consumption.
- a portable electronic device or a wireless device may be adapted to receive audio content via broadcast communication.
- the received signal may be a combined signal, which may include one or more interfering signals.
- the presence of an interfering signal may make it difficult to distinguish between a desired signal and the interfering signal.
- a system and/or method is provided for FM interference detection and mitigation, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- FIG. 1A is a block diagram of an exemplary FM transmitter that communicates with handheld devices that utilize a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention.
- FIG. 1B is a block diagram of an exemplary FM receiver that communicates with handheld devices that utilize a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention.
- FIG. 1C is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports FM processing and an external device that supports Bluetooth processing, in accordance with an embodiment of the invention.
- FIG. 1D is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios and an external device that supports Bluetooth and FM processing, in accordance with an embodiment of the invention.
- FIG. 1E is a block diagram of an exemplary single chip with multiple integrated radios that supports radio data processing, in accordance with an embodiment of the invention.
- FIG. 1F is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports multiple interfaces, in accordance with an embodiment of the invention.
- FIG. 1G is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports interfacing with a handset baseband device and a coexistent wireless LAN (WLAN) radio, in accordance with an embodiment of the invention.
- WLAN wireless LAN
- FIG. 2A is a block diagram of an exemplary single chip that supports Bluetooth and FM operations with an external FM transmitter, in accordance with an embodiment of the invention.
- FIG. 2B is a block diagram of an exemplary single chip that supports Bluetooth and FM operations with an integrated FM transmitter, in accordance with an embodiment of the invention.
- FIG. 2C is a flow diagram that illustrates exemplary steps for processing received data in a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention.
- FIG. 2D is a flow diagram that illustrates exemplary steps for processing FM data via the Bluetooth core in a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention.
- FIG. 2E is a flow diagram that illustrates exemplary steps for configuring a single chip with integrated Bluetooth and FM radios based on the mode of operation, in accordance with an embodiment of the invention.
- FIG. 3 is a block diagram of an exemplary FM core and PTU for processing RDS and digital audio data, in accordance with an embodiment of the invention.
- FIG. 4A is a graph illustrating an exemplary on frequency channel and a corresponding image channel, in accordance with an embodiment of the invention.
- FIG. 4B is a graph illustrating a combined signal comprising two neighboring signals, in accordance with an embodiment of the invention.
- FIG. 5 is a graph illustrating a signal envelope, in accordance with an embodiment of the invention.
- FIG. 6 is a block diagram of an exemplary interference detection block utilizing magnitude measurements, in accordance with an embodiment of the invention.
- FIG. 7 is a block diagram of an exemplary interference detection block utilizing received signal strength indicator (RSSI) measurements, in accordance with an embodiment of the invention.
- RSSI received signal strength indicator
- FIG. 8 is a flow diagram that illustrates exemplary steps for selecting a particular combined signal from a plurality of combined signals, in accordance with an embodiment of the invention.
- FIG. 9 is a flow diagram that illustrates exemplary steps for processing of signals, in accordance with an embodiment of the invention.
- Certain embodiments of the invention may be found in a method and system for FM interference detection and mitigation. Aspects of the method and system may comprise removing a DC component from a signal envelope comprising a combined signal within a range of allocated FM channels to generate a modified signal envelope. Fluctuation in power in the signal envelope may be detected based on a ratio of a magnitude of the signal envelope and a magnitude of the modified signal envelope. The removing may further include low-pass filtering the signal envelope to generate a low-pass filtered signal envelope. A square value of the low-pass filtered signal envelope may be determined to generate a squared signal envelope. The squared signal envelope may be high-pass filtered to generate a high-pass filtered signal envelope. The fluctuation in power in the signal envelope may be detected based on a ratio of a magnitude of the high-pass filtered signal envelope and a magnitude of the low-pass filtered signal envelope.
- signal strength of the high-pass filtered signal envelope and signal strength of the squared signal envelope may be determined.
- the fluctuation in power in the signal envelope may be determined based on a ratio of the signal strength of the high-pass filtered signal envelope and the signal strength of the squared signal envelope.
- the ratio of the magnitude of the signal envelope and the magnitude of the modified signal envelope may be utilized for determining whether the signal envelope comprises an interference signal.
- FIG. 1A is a block diagram of an exemplary FM transmitter that communicates with handheld devices that utilize a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention.
- an FM transmitter 102 there is shown an FM transmitter 102 , a cellular phone 104 a , a smart phone 104 b , a computer 104 c , and an exemplary FM and Bluetooth-equipped device 104 d .
- the FM transmitter 102 may be implemented as part of a radio station or other broadcasting device, for example.
- Each of the cellular phone 104 a , the smart phone 104 b , the computer 104 c , and the exemplary FM and Bluetooth-equipped device 104 d may comprise a single chip 106 with integrated Bluetooth and FM radios for supporting FM and Bluetooth data communications.
- the FM transmitter 102 may enable communication of FM audio data to the devices shown in FIG. 1A by utilizing the single chip 106 .
- Each of the devices in FIG. 1A may comprise and/or may be communicatively coupled to a listening device 108 such as a speaker, a headset, or an earphone, for example.
- the cellular phone 104 a may be enabled to receive an FM transmission signal from the FM transmitter 102 . The user of the cellular phone 104 a may then listen to the transmission via the listening device 108 .
- the cellular phone 104 a may comprise a “one-touch” programming feature that enables pulling up specifically desired broadcasts, like weather, sports, stock quotes, or news, for example.
- the smart phone 104 b may be enabled to receive an FM transmission signal from the FM transmitter 102 . The user of the smart phone 104 b may then listen to the transmission via the listening device 108 .
- the computer 104 c may be a desktop, laptop, notebook, tablet, and a PDA, for example.
- the computer 104 c may be enabled to receive an FM transmission signal from the FM transmitter 102 .
- the user of the computer 104 c may then listen to the transmission via the listening device 108 .
- the computer 104 c may comprise software menus that configure listening options and enable quick access to favorite options, for example.
- the computer 104 c may utilize an atomic clock FM signal for precise timing applications, such as scientific applications, for example. While a cellular phone, a smart phone, computing devices, and other devices have been shown in FIG. 1A , the single chip 106 may be utilized in a plurality of other devices and/or systems that receive and use Bluetooth and/or FM signals.
- the single chip Bluetooth and FM radio may be utilized in a system comprising a WLAN radio.
- U.S. application Ser. No. ______ (Attorney Docket No. 17116US02), filed on even date herewith, discloses a method and system comprising a single chip Bluetooth and FM radio integrated with a wireless LAN radio, and is hereby incorporated herein by reference in its entirety.
- FIG. 1B is a block diagram of an exemplary FM receiver that communicates with handheld devices that utilize a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention.
- an FM receiver 110 there is shown an FM receiver 110 , the cellular phone 104 a , the smart phone 104 b , the computer 104 c , and the exemplary FM and Bluetooth-equipped device 104 d .
- the FM receiver 110 may comprise and/or may be communicatively coupled to a listening device 108 .
- a device equipped with the Bluetooth and FM transceivers, such as the single chip 106 may be able to broadcast its respective signal to a “deadband” of an FM receiver for use by the associated audio system.
- a cellphone or a smart phone such as the cellular phone 104 a and the smart phone 104 b , may transmit a telephone call for listening over the audio system of an automobile, via usage of a deadband area of the car's FM stereo system.
- One advantage may be the universal ability to use this feature with all automobiles equipped simply with an FM radio with few, if any, other external FM transmission devices or connections being required.
- the FM receiver 110 may be adapted to provide FM interference detection and mitigation.
- the FM receiver 110 may receive a signal envelope or a combined signal, which may comprise an on frequency signal, or a desired signal and an interfering signal.
- the FM receiver 110 may be enabled to detect fluctuation in power in the signal envelope by removing a DC component from the signal envelope and comparing the original signal envelope to the modified signal envelope.
- the FM receiver 110 may be enabled to determine whether the received signal envelope comprises an interfering signal, based on the detected fluctuation in power.
- a computer such as the computer 104 c
- a cellular phone, a smart phone, and computing devices have been shown, a single chip that combines a Bluetooth and FM transceiver and/or receiver may be utilized in a plurality of other devices and/or systems that receive and use an FM signal.
- FIG. 1C is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports FM processing and an external device that supports Bluetooth processing, in accordance with an embodiment of the invention.
- a single chip 112 a that supports Bluetooth and FM radio operations and an external device 114 .
- the single chip 112 a may comprise an integrated Bluetooth radio 116 , an integrated FM radio 118 , and an integrated processor 120 .
- the Bluetooth radio 116 may comprise suitable logic, circuitry, and/or code that enable Bluetooth signal communication via the single chip 112 a .
- the Bluetooth radio 116 may support audio signals or communication.
- the FM radio may comprise suitable logic, circuitry, and/or code that enable FM signal communication via the single chip 112 a.
- the integrated processor 120 may comprise suitable logic, circuitry, and/or code that may enable processing of the FM data received by the FM radio 118 . Moreover, the integrated processor 120 may enable processing of FM data to be transmitted by the FM radio 118 when the FM radio 118 comprises transmission capabilities.
- the external device 114 may comprise a baseband processor 122 .
- the baseband processor 122 may comprise suitable logic, circuitry, and/or code that may enable processing of Bluetooth data received by the Bluetooth radio 116 .
- the baseband processor 122 may enable processing of Bluetooth data to be transmitted by the Bluetooth radio 116 .
- the Bluetooth radio 116 may communicate with the baseband processor 122 via the external device 114 .
- the Bluetooth radio 116 may communicate with the integrated processor 120 .
- the FM radio 118 may comprise an FM receiver, which may be adapted to provide FM interference detection and mitigation.
- the FM receiver may receive a signal envelope or a combined signal, which may comprise an on frequency signal, or a desired signal and an interfering signal.
- the FM receiver may be enabled to detect fluctuation in power in the signal envelope by removing a DC component from the signal envelope and comparing the original signal envelope to the modified signal envelope.
- the FM receiver may be enabled to determine whether the received signal envelope comprises an interfering signal, based on the detected fluctuation in power.
- FIG. 1D is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios and an external device that supports Bluetooth and FM processing, in accordance with an embodiment of the invention.
- a single chip 112 b that supports Bluetooth and FM radio operations and an external device 114 .
- the single chip 112 b may comprise the Bluetooth radio 116 and the FM radio 118 .
- the Bluetooth radio 116 and/or the FM radio 118 may be integrated into the single chip 112 b .
- the external device 114 may comprise a baseband processor 122 .
- the baseband processor 122 may comprise suitable logic, circuitry, and/or code that may enable processing of Bluetooth data received by the Bluetooth radio 116 and/or processing of Bluetooth data to be transmitted by the Bluetooth radio 116 .
- the Bluetooth radio 116 may communicate with the baseband processor 122 via the external device 114 .
- the baseband processor 122 may comprise suitable logic, circuitry, and/or code that may enable processing of the FM data received by the FM radio 118 .
- the baseband processor 122 may enable processing FM data to be transmitted by the FM radio 118 when the FM radio 118 comprises transmission capabilities.
- the FM radio 118 may communicate with the baseband processor 122 via the external device 114 .
- FIG. 1E is a block diagram of an exemplary single chip with multiple integrated radios that supports radio data processing, in accordance with an embodiment of the invention.
- a single chip 130 that may comprise a radio portion 132 and a processing portion 134 .
- the radio portion 132 may comprise a plurality of integrated radios.
- the radio portion 132 may comprise a cell radio 140 a that supports cellular communications, a Bluetooth radio 140 b that supports Bluetooth communications, an FM radio 140 c that supports FM communications, a global positioning system (GPS) 140 d that supports GPS communications, and/or a wireless local area network (WLAN) 140 e that supports communications based on the IEEE 802.11 standards.
- the FM radio 140 c may be similar to the FM radio 118 in FIG. 1C and may provide the FM interference detection and mitigation functionalities as described herein.
- the processing portion 134 may comprise at least one processor 136 , a memory 138 , and a peripheral transport unit (PTU) 140 .
- the processor 136 may comprise suitable logic, circuitry, and/or code that enable processing of data received from the radio portion 132 .
- each of the integrated radios may communicate with the processing portion 134 .
- the integrated radios may communicate with the processing portion 134 via a common bus, for example.
- the memory 138 may comprise suitable logic, circuitry, and/or code that enable storage of data that may be utilized by the processor 136 .
- the memory 138 may store at least a portion of the data received by at least one of the integrated radios in the radio portion 132 .
- the memory 138 may store at least a portion of the data that may be transmitted by at least one of the integrated radios in the radio portion 132 .
- the PTU 140 may comprise suitable logic, circuitry, and/or code that may enable interfacing data in the single chip 130 with other devices that may be communicatively coupled to the single chip 130 .
- the PTU 140 may support analog and/or digital interfaces.
- FIG. 1F is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports multiple interfaces, in accordance with an embodiment of the invention.
- the single chip 150 may comprise a processor and memory block 152 , a PTU 154 , an FM control and input-output (IO) block 156 , a Bluetooth radio 158 , a Bluetooth baseband processor 160 , and an FM and radio data system (RDS) and radio broadcast data system (RDBS) radio 162 .
- a first antenna or antenna system 166 a may be communicatively coupled to the Bluetooth radio 158 .
- a second antenna or antenna system 166 b may be communicatively coupled to the FM and RDS/RBDS radio 162 .
- the FM and RDS/RBDS radio 162 may comprise an FM receiver, which may provide FM interference detection, and mitigation functionalities as described herein.
- the processor and memory block 152 may comprise suitable logic, circuitry, and/or code that may enable control, management, data processing operations, and/or data storage operations, for example.
- the PTU 154 may comprise suitable logic, circuitry, and/or code that may enable interfacing the single chip 150 with external devices.
- the FM control and IO block 156 may comprise suitable logic, circuitry, and/or code that may enable control of at least a portion of the FM and RDS/RBDS radio 162 .
- the Bluetooth radio 158 may comprise suitable logic, circuitry, and/or code that may enable Bluetooth communications via the first antenna 166 a .
- the FM and RDS/RBDS radio 162 may comprise suitable logic, circuitry, and/or code that may enable FM, RDS, and/or RBDS data communication via the second antenna 166 b .
- the Bluetooth baseband processor 160 may comprise suitable logic, circuitry, and/or code that may enable processing of baseband data received from the Bluetooth radio 158 or baseband data to be transmitted by the Bluetooth radio 158 .
- the PTU 154 may support a plurality of interfaces.
- the PTU 154 may support an external memory interface 164 a , a universal asynchronous receiver transmitter (UART) and/or enhanced serial peripheral interface (eSPI) interface 164 b , a general purpose input/output (GPIO) and/or clocks interface 164 c , a pulse-code modulation (PCM) and/or an inter-IC sound (I 2 S) interface 164 d , an inter-integrated circuit (I 2 C) bus interface 164 e , and/or an audio interface 164 f.
- UART universal asynchronous receiver transmitter
- eSPI enhanced serial peripheral interface
- GPIO general purpose input/output
- PCM pulse-code modulation
- I 2 S inter-IC sound
- I 2 C inter-integrated circuit
- FIG. 1G is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports interfacing with a handset baseband device and a coexistent wireless LAN (WLAN) radio, in accordance with an embodiment of the invention.
- a single chip 172 there is shown a single chip 172 , a handset baseband block 170 , a band pass filter 174 , a first antenna or antenna system 178 a , a matching circuit 176 , a second antenna or antenna filter 178 b , and a WLAN radio 180 .
- the single chip 172 may be substantially similar to the single chip 150 .
- the single chip 172 may comprise suitable logic, circuitry, and/or code that may enable coexistent operation with the WLAN radio 180 via the coexistence interface 186 .
- the single chip 172 may communicate Bluetooth data via the BPF 174 and the first antenna 178 a .
- the single chip 172 may also communicate FM data via the matching circuit 176 and the second antenna 178 b .
- the single chip 172 may coordinate Bluetooth data communication in the presence of WLAN channels by communicating with the WLAN radio 180 via the coexistence interface 186 .
- the single chip 172 may comprise an FM receiver, which may provide FM interference detection and mitigation functionalities as described herein.
- the single chip 172 may transfer data to the handset baseband block 170 via at least one interface, such as a PCM/I2S interface 182 a , a UART/eSPI interface 182 b , a I 2 C interface 182 c , and/or and analog audio interface 182 d .
- the single chip 172 and the handset baseband block 170 may also communicate via at least one control signal.
- the handset baseband block 170 may generate a clock signal, ref_clock, 184 a , a wake signal, host_wake 184 c , and/or a reset signal 184 f that may be transferred to the single chip 172 .
- the single chip 172 may generate a clock request signal, clock_req, 184 b , a Bluetooth wake signal, BT_wake, 184 d , and/or an FM interrupt request signal, FM IRQ, 184 e that may be transferred to the handset baseband block 170 .
- the handset baseband block 170 may comprise suitable logic, circuitry, and/or code that may enable processing of at least a portion of the data received from the single chip 172 and/or data to be transferred to the single chip 172 . In this regard, the handset baseband block 170 may transfer data to the single chip 172 via at least one interface.
- FIG. 2A is a block diagram of an exemplary single chip that supports Bluetooth and FM operations with an external FM transmitter, in accordance with an embodiment of the invention.
- a single chip 200 that may comprise a processor system 202 , a peripheral transport unit (PTU) 204 , a Bluetooth core 206 , a frequency modulation (FM) core 208 , and a common bus 201 .
- An FM transmitter 226 may be an external device to the single chip 200 and may be communicatively coupled to the single chip 200 via the FM core 208 , for example.
- the FM transmitter 226 may be a separate integrated circuit (IC), for example.
- the processor system 202 may comprise a central processing unit (CPU) 210 , a memory 212 , a direct memory access (DMA) controller 214 , a power management unit (PMU) 216 , and an audio processing unit (APU) 218 .
- the APU 218 may comprise a subband coding (SBC) codec 220 . At least a portion of the components of the processor system 202 may be communicatively coupled via the common bus 201 .
- the CPU 210 may comprise suitable logic, circuitry, and/or code that may enable control and/or management operations in the single chip 200 .
- the CPU 210 may communicate control and/or management operations to the Bluetooth core 206 , the FM core 208 , and/or the PTU 204 via a set of register locations specified in a memory map.
- the CPU 210 may be utilized to process data received by the single chip 200 and/or to process data to be transmitted by the single chip 200 .
- the CPU 210 may enable processing of data received via the Bluetooth core 206 , via the FM core 208 , and/or via the PTU 204 .
- the CPU 210 may enable processing of A2DP data and may then transfer the processed A2DP data to other components of the single chip 200 via the common bus 201 .
- the CPU may utilize the SBC codec 220 in the APU 218 to encode and/or decode A2DP data, for example.
- the CPU 210 may enable processing of data to be transmitted via Bluetooth core 206 , via the FM core 208 , and/or via the PTU 204 .
- the CPU 210 may be, for example, an ARM processor or another embedded processor core that may be utilized in the implementation of system-on-chip (SOC) architectures.
- SOC system-on-chip
- the CPU 210 may time multiplex Bluetooth data processing operations and FM data processing operations.
- the CPU 210 may perform each operation by utilizing a native clock, that is, Bluetooth data processing based on a Bluetooth clock and FM data processing based on an FM clock.
- the Bluetooth clock and the FM clock may be distinct and may not interact.
- the CPU 210 may gate the FM clock and the Bluetooth clock and may select the appropriate clock in accordance with the time multiplexing scheduling or arrangement. When he CPU 210 switches between Bluetooth operations and FM operations, at least certain states associated with the Bluetooth operations or with the FM operations may be retained until the CPU 210 switches back.
- the CPU 210 may run on a clock derived from the FM core 208 . This may eliminate the need to bring in a separate high-speed clock when one is already available in the FM core 208 .
- the processor may chose to use a clock derived separately from the FM core 208 .
- the clock may be derived directly from a crystal or oscillator input to the Bluetooth core 206 , or from a phase locked loop (PLL) in the Bluetooth core 206 . While this clocking scheme may provide certain flexibility in the processing operations performed by the CPU 210 in the single chip 200 , other clocking schemes may also be implemented.
- the CPU 210 may also enable configuration of data routes to and/or from the FM core 208 .
- the CPU 210 may configure the FM core 208 so that data may be routed via an I 2 S interface or a PCM interface in the PTU 204 to the analog ports communicatively coupled to the PTU 204 .
- the CPU 210 may enable tuning, such as flexible tuning, and/or searching operations in Bluetooth and/or FM communication by controlling at least a portion of the Bluetooth core 206 and/or the FM core 208 .
- the CPU 210 may generate at least one signal that tunes the FM core 208 to a certain frequency to determine whether there is a station at that frequency.
- the CPU 210 may configure a path for the audio signal to be processed in the single chip 200 .
- the CPU 210 may generate at least one additional signal that tunes the FM core 208 to a different frequency to determine whether a station may be found at the new frequency.
- Searching algorithms may enable the FM core 208 to scan up or down in frequency from a presently tuned channel and stop on the next channel with received signal strength indicator (RSSI) above a threshold.
- the search algorithm may be able to distinguish image channels.
- the choice of the IF frequency during search is such that an image channel may have a nominal frequency error of 50 kHz, which may be used to distinguish the image channel from the “on” channel.
- the search algorithm may also be able to determine if a high side or a low side injection provides better receive performance, thereby allowing for a signal quality metric to be developed for this purpose.
- One possibility to be investigated is monitoring the high frequency RSSI relative to the total RSSI.
- the IF may be chosen so that with the timing accuracy that a receiver may be enabled to provide, the image channels may comprise a frequency error that is sufficiently large to differentiate the image channels from the on channel.
- the CPU 210 may enable a host controller interface (HCI) in Bluetooth.
- HCI host controller interface
- the HCI provides a command interface to the baseband controller and link manager, and access to hardware status and control registers.
- the HCI may provide a method of accessing the Bluetooth baseband capabilities that may be supported by the CPU 210 .
- the memory 212 may comprise suitable logic, circuitry, and/or code that may enable data storage.
- the memory 212 may be utilized to store data that may be utilized by the processor system 202 to control and/or manage the operations of the single chip 200 .
- the memory 212 may also be utilized to store data received by the single chip 200 via the PTU 204 and/or via the FM core 208 .
- the memory 212 may be utilized to store data to be transmitted by the single chip 200 via the PTU 204 and/or via the FM core 208 .
- the DMA controller 214 may comprise suitable logic, circuitry, and/or code that may enable transfer of data directly to and from the memory 212 via the common bus 201 without involving the operations of the CPU 210 .
- the PTU 204 may comprise suitable logic, circuitry, and/or code that may enable communication to and from the single chip 200 via a plurality of communication interfaces. In some instances, the PTU 204 may be implemented outside the single chip 200 , for example.
- the PTU 204 may support analog and/or digital communication with at least one port.
- the PTU 204 may support at least one universal series bus (USB) interface that may be utilized for Bluetooth data communication, at least one secure digital input/output (SDIO) interface that may also be utilized for Bluetooth data communication, at least one universal asynchronous receiver transmitter (UART) interface that may also be utilized for Bluetooth data communication, and at least one I 2 C bus interface that may be utilized for FM control and/or FM and RDS/RBDS data communication.
- the PTU 204 may also support at least one PCM interface that may be utilized for Bluetooth data communication and/or FM data communication, for example.
- the PTU 204 may also support at least one inter-IC sound (I 2 S) interface, for example.
- the I 2 S interface may be utilized to send high fidelity FM digital signals to the CPU 210 for processing, for example.
- the I 2 S interface in the PTU 204 may receive data from the FM core 208 via a bus 203 , for example.
- the I 2 S interface may be utilized to transfer high fidelity audio in Bluetooth.
- the I 2 S interface may be utilized for Bluetooth high fidelity data communication and/or FM high fidelity data communication.
- the I 2 S interface may be a bidirectional interface and may be utilized to support bidirectional communication between the PTU 204 and the FM core 208 via the bus 203 .
- the I 2 S interface may be utilized to send and receive FM data from external devices such as coder/decoders (CODECs) and/or other devices that may further process the I 2 S data for transmission, such as local transmission to speakers and/or headsets and/or remote transmission over a cellular network, for example.
- CDECs coder/decoders
- the Bluetooth core 206 may comprise suitable logic, circuitry, and/or code that may enable reception and/or transmission of Bluetooth data.
- the Bluetooth core 206 may comprise a Bluetooth transceiver 229 that may perform reception and/or transmission of Bluetooth data.
- the Bluetooth core 206 may support amplification, filtering, modulation, and/or demodulation operations, for example.
- the Bluetooth core 206 may enable data to be transferred from and/or to the processor system 202 , the PTU 204 , and/or the FM core 208 via the common bus 201 , for example.
- the FM core 208 may comprise suitable logic, circuitry, and/or code that may enable reception and/or transmission of FM data.
- the FM core 208 may comprise an FM receiver 222 and a local oscillator (LO) 227 .
- the FM receiver 222 may comprise an analog-to-digital (A/D) converter 224 .
- the FM receiver 222 may support amplification, filtering, and/or demodulation operations, for example.
- the LO 227 may be utilized to generate a reference signal that may be utilized by the FM core 208 for performing analog and/or digital operations.
- the FM core 206 may enable data to be transferred from and/or to the processor system 202 , the PTU 204 , and/or the Bluetooth core 206 via the common bus 201 , for example.
- the FM core 208 may receive analog FM data via the FM receiver 222 .
- the FM receiver 222 may provide FM interference detection and mitigation functionalities as described herein.
- the A/D converter 224 in the FM receiver 222 may be utilized to convert the analog FM data to digital FM data to enable processing by the FM core 208 .
- the FM core 208 may also enable the transfer of digital FM data to the FM transmitter 226 .
- the FM transmitter 226 may comprise a digital-to-analog (D/A) converter 228 that may be utilized to convert digital FM data to analog FM data to enable transmission by the FM transmitter 226 .
- Data received by the FM core 208 may be routed out of the FM core 208 in digital format via the common bus 201 and/or in analog format via the bus 203 to the I 2 S interface in the PTU 204 , for example.
- the FM core 208 may enable radio transmission and/or reception at various frequencies, such as, 400 MHz, 900 MHz, 2.4 GHz and/or 5.8 GHz, for example.
- the FM core 208 may also support operations at the standard FM band comprising a range of about 76 MHz to 108 MHz, for example.
- the FM core 208 may also enable reception of RDS data and/or RBDS data for in-vehicle radio receivers.
- the FM core 208 may enable filtering, amplification, and/or demodulation of the received RDS/RBDS data.
- the RDS/RBDS data may comprise, for example, a traffic message channel (TMC) that provides traffic information that may be communicated and/or displayed to an in-vehicle user.
- TMC traffic message channel
- Digital circuitry within the FM core 208 may be operated based on a clock signal generated by dividing down a signal generated by the LO 227 .
- the LO 227 may be programmable in accordance with the various channels that may be received by the FM core 208 and the divide ratio may be varied in order to maintain the digital clock signal close to a nominal value.
- the RDS/RBDS data may be buffered in the memory 212 in the processor system 202 .
- the RDS/RBDS data may be transferred from the memory 212 via the I 2 C interface when the CPU 210 is in a sleep or stand-by mode.
- the FM core 208 may post RDS data into a buffer in the memory 212 until a certain level is reached and an interrupt is generated to wake up the CPU 210 to process the RDS/RBDS data.
- the RDS data may be transferred to the memory 212 via the common bus 201 , for example.
- the RDS/RBDS data received via the FM core 208 may be transferred to any of the ports communicatively coupled to the PTU 204 via the HCI scheme supported by the single chip 200 , for example.
- the RDS/RBDS data may also be transferred to the Bluetooth core 206 for communication to Bluetooth-enabled devices.
- the single chip 200 may receive FM audio data via the FM core 208 and may transfer the received data to the Bluetooth core 206 via the common bus 201 .
- the Bluetooth core 206 may transfer the data to the processor system 202 to be processed.
- the SBC codec 220 in the APU 218 may perform SBC coding or other A2DP compliant audio coding for transportation of the FM data over a Bluetooth A2DP link.
- the processor system 202 may also enable performing continuous variable slope delta (CVSD) modulation, log pulse code modulation (Log PCM), and/or other Bluetooth compliant voice coding for transportation of FM data on Bluetooth synchronous connection-oriented (SCO) or extended SCO (eSCO) links.
- CVSD continuous variable slope delta
- Log PCM log pulse code modulation
- eSCO extended SCO
- the Bluetooth-encoded FM audio data may be transferred to the Bluetooth core 206 , from which it may be communicated to another device that supports the Bluetooth protocol.
- the CPU 210 may be utilized to control and/or manage the various data transfers and/or data processing operations in the single chip 200 to support the transmission of FM audio data via the Bluetooth protocol.
- the Bluetooth core 206 may transfer the received data to the processor system 202 via the common bus 201 .
- the SBC codec 220 may decode the Bluetooth data and may transfer the decoded data to the FM core 208 via the common bus 201 .
- the FM core 208 may transfer the data to the FM transmitter 226 for communication to an FM receiver in another device.
- the single chip 200 may operate in a plurality of modes.
- the single chip 200 may operate in one of an FM-only mode, a Bluetooth-only mode, and an FM-Bluetooth mode.
- the single chip 200 may operate with a lower power active state than in the Bluetooth-only mode or the FM-Bluetooth mode because FM operation in certain devices may have a limited source of power.
- at least a portion of the operation of the Bluetooth core 206 may be disabled to reduce the amount of power used by the single chip 200 .
- the processor system 202 may operate based on a divided down clock from a phase locked-loop (PLL) in the FM core 208 .
- PLL phase locked-loop
- the PLL in the FM core 208 may utilize the LO 227 , for example.
- each set of instructions in the FM operations code may be referred to as a fragment or atomic sequence.
- the fragments may be selected or partitioned in a very structured manner to optimize the power consumption of the single chip 200 during FM-only mode operation.
- fragmentation may also be implemented in the FM-Bluetooth mode to enable the CPU 210 to provide more processing power to Bluetooth operations when the FM core 208 is carrying out tuning and/or searching operations, for example.
- FIG. 2B is a block diagram of an exemplary single chip that supports Bluetooth and FM operations with an integrated FM transmitter, in accordance with an embodiment of the invention.
- the single chip 200 as described in FIG. 2A with the FM transmitter 226 integrated into the FM core 208 .
- the FM core 208 may support FM reception and/or transmission of FM data.
- the FM transmitter 226 may utilize signals generated based on the reference signal generated by the LO 227 .
- the FM core 208 may enable transmission of data received via the PTU 204 and/or the Bluetooth core 206 , for example.
- the exemplary implementation of the single chip 200 as described in FIG. 2B may support FM reception and/or transmission and Bluetooth reception and/or transmission.
- FIG. 2C is a flow diagram that illustrates exemplary steps for processing received data in a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention.
- the FM core 208 or the Bluetooth core 206 may receive data.
- the FM core 208 may receive FM data via the FM receiver 222 and the Bluetooth core 206 may receive Bluetooth data via the Bluetooth transceiver 229 .
- the received data may be transferred to the processor system 202 via the common bus 201 for processing.
- the received data may be transferred to the memory 212 by the DMA controller 214 , for example.
- the processor system 202 may then transfer the data to the PTU 204 , for example.
- the received data may be transferred to the processing system 202 in accordance with the time multiplexing schedule or arrangement provided by the processing system 202 .
- the processor system 202 may time multiplex the processing of FM data and the processing of Bluetooth data.
- FM data may not be transferred to the processing system 202 or may be transferred and stored in the memory 212 until FM processing is enabled.
- the processing system 202 has completed processing the Bluetooth data
- the FM data may be transferred to the processing system 202 for FM processing.
- Bluetooth data may not be transferred to the processing system 202 or may be transferred and stored in the memory 212 until Bluetooth processing is enabled.
- the Bluetooth data may be transferred to the processing system 202 for Bluetooth processing.
- the process may proceed to end step 238 .
- FIG. 2D is a flow diagram that illustrates exemplary steps for processing FM data via the Bluetooth core in a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention.
- the FM core 208 may receive FM data via the FM receiver 222 .
- the FM core 208 may transfer the FM data to the Bluetooth core 206 via the common bus 201 .
- the Bluetooth core 206 may transfer the FM data received from the FM core 208 to the processor system 202 via the common bus 201 .
- the processor system 202 may perform Bluetooth processing operations, such as encoding for example, to the FM data received from the Bluetooth core 206 .
- the Bluetooth core 206 may receive the processed FM data.
- the Bluetooth core 206 may transfer the processed FM data to at least one Bluetooth-enable device via the Bluetooth transceiver 229 .
- An illustrative instance where the exemplary steps described in FIG. 2D may occur is when a handset is enabled to receive FM data and the handset may be enabled to operate with a Bluetooth headset.
- the handset may receive the FM audio signal via the FM core 208 and may process the received signal for transfer to the headset via the Bluetooth core 206 .
- FIG. 2E is a flow diagram that illustrates exemplary steps for configuring a single chip with integrated Bluetooth and FM radios based on the mode of operation, in accordance with an embodiment of the invention.
- the process may proceed to step 284 .
- the FM core 208 may be configured for operation and at least portions of the Bluetooth core 206 may be disabled.
- FM data received and/or FM data to be transmitted may be processed in the processor system 202 without need for time multiplexing.
- step 272 when the single chip is not operating in the FM-only mode, the process may proceed to step 274 .
- step 274 when the single chip is operating in the Bluetooth-only mode, the process may proceed to step 280 .
- step 280 the Bluetooth core 206 may be configured for operation and at least portions of the FM core 208 may be disabled.
- step 282 Bluetooth data received and/or Bluetooth data to be transmitted may be processed in the processor system 202 without need for time multiplexing.
- step 276 when the single chip is not operating in the Bluetooth-only mode, the process may proceed to step 276 .
- the Bluetooth core 206 and the FM core 208 may be configured for operation.
- step 278 Bluetooth data and/or FM data may be processed in the processor system 202 in accordance with time multiplexing schedule or arrangement.
- FIG. 3 is a block diagram of an exemplary FM core and PTU for processing RDS and digital audio data, in accordance with an embodiment of the invention.
- the portion of the single chip 200 shown in FIG. 3 comprises the FM core 208 , the memory 212 , the CPU 210 , and the common bus 201 .
- portions of the PTU 204 comprising an interface multiplexer 310 , a universal peripheral interface (UPI) 304 , a bus master interface 302 , a digital audio interface controller 306 , an I 2 S interface block 308 , and an I 2 C interface block 312 .
- UPI universal peripheral interface
- the FM core 208 may comprise an FM/MPX demodulator and decoder 317 , a rate adaptor 314 , a buffer 316 , an RDS/RBDS demodulator and decoder 318 , and a control registers block 322 .
- Narrowly spaced hashed arrows as illustrated by the flow arrow 332 show the flow of digital audio data.
- Broadly spaced hashed arrows as illustrated by the flow arrow 334 show the flow of RDS/RBDS data.
- Clear or blank arrows, as illustrated by the dual flow arrow 336 show the flow of control data.
- the FM/MPX demodulator and decoder 317 may comprise suitable logic, circuitry, and/or code that may enable processing of FM and/or FM MPX stereo audio, for example.
- the FM/MPX demodulator and decoder 317 may demodulate and/or decode audio signals that may be transferred to the rate adaptor 314 .
- the FM/MPX demodulator and decoder 317 may demodulate and/or decode signals that may be transferred to the RDS/RBDS demodulator and decoder 318 .
- the rate adaptor 314 may comprise suitable logic, circuitry, and/or code that may enable controlling the rate of the FM data received from the FM/MPX demodulator and decoder 317 .
- the rate adaptor 314 may comprise suitable logic, circuitry, and/or code that may enable controlling the rate of the FM data received by the FM core 208 .
- the rate adaptor 314 may adapt the output sampling rate of the audio paths to the sampling clock of the host device or the rate of a remote device when a digital audio interface is used to transport the FM data. An initial rough estimate of the adaptation fractional change may be made and the estimate may then refined by monitoring the ratio of reading and writing rates and/or by monitoring the level of the audio samples in the output buffer. The rate may be adjusted in a feedback manner such that the level of the output buffer is maintained.
- the rate adaptor 314 may receive a strobe or pull signal from the digital audio interface controller 306 , for example. Audio FM data from the rate adaptor 314 may be transferred to the buffer 316 .
- the buffer 316 may comprise suitable logic, circuitry, and/or code that may enable storage of digital audio data.
- the buffer 316 may receive a strobe or pull signal from the digital audio interface controller 306 , for example.
- the buffer 316 may transfer digital audio data to the digital audio interface controller 306 .
- the digital audio interface controller 306 may comprise suitable logic, circuitry, and/or code that may enable the transfer of digital audio data to the bus master interface 302 and/or the I 2 S interface block 308 .
- the I 2 S interface 308 may comprise suitable logic, circuitry, and/or code that may enable transfer of the digital audio data to at least one device communicatively coupled to the single chip.
- the I 2 S interface 308 may communicate control data with the bus master interface 302 .
- the RDS/RBDS decoder 318 may comprise suitable logic, circuitry, and/or code that may enable processing of RDS/RBDS data received by the FM core 208 .
- the RDS/RBDS demodulator and decoder 318 may comprise suitable logic, circuitry, and/or code that may enable processing of RDS/RBDS data from the FM/MPX demodulator and decoder 317 .
- the RDS/RBDS demodulator and decoder 318 may provide further demodulation and/or decoding to data received from the FM/MPX demodulator and decoder 317 .
- the output of the RDS/RBDS decoder 318 may be transferred to the interface multiplexer 310 .
- the interface multiplexer 310 may comprise suitable logic, circuitry, and/or code that may enable the transfer of RDS/RBDS data to the UPI 304 and/or the I 2 C interface block 312 .
- the UPI 304 may generate a signal that indicates to the interface multiplexer 310 the interface to select.
- the I 2 C interface 312 may comprise suitable logic, circuitry, and/or code that may enable transfer of the RDS/RBDS data to at least one device communicatively coupled to the single chip.
- the I 2 C interface 312 may also communicate control data between external devices to the single chip and the interface multiplexer 310 .
- the interface multiplexer 310 may communicate control data between the I 2 C interface 312 , the UPI 304 , and/or the control registers block 322 in the FM core 208 .
- the control registers block 322 may comprise suitable logic, circuitry, and/or code that may enable the storage of register information that may be utilized to control and/or configure the operation of at least portions of the FM core 208 .
- the UPI 304 may comprise suitable logic, circuitry, and/or code that may enable the transfer of digital audio data to the bus master interface 302 from the interface multiplexer 310 .
- the UPI 304 may also enable the communication of control data between the bus master interface 302 and the interface multiplexer 310 .
- the bus master interface 302 may comprise suitable logic, circuitry, and/or code that may enable communication of control data, digital audio data, and/or RDS/RBDS data between the portions of the PTU 204 shown in FIG. 3 and the common bus 201 .
- the bus master interface 302 may transfer digital audio data and/or RDS/RBDS data to the common bus 201 .
- the RDS/RBDS data may be transferred to the memory 212 , for example.
- the RDS/RBDS data may be transferred to the memory 212 when the CPU 210 is in a stand-by or sleep mode.
- the bus master interface 302 may push RDS/RBDS data into a buffer in the memory 212 or may pull RDS/RBDS data from a buffer in the memory 212 , for example.
- the digital audio data may be transferred to the CPU 210 for processing, for example.
- the CPU 210 may generate and/or receive control data that may be communicated with the PTU 204 and/or the FM core 208 via the common bus 201 .
- the single chip with integrated FM and Bluetooth radios may implement a search algorithm that collects and stores data during scanning of the FM band.
- the single chip may determine whether there is music or speech in a detected channel.
- the single chip may enable searching and finding 10 of the strongest stations, for example, and may rank them.
- the single chip with integrated FM and Bluetooth radios may implement a search algorithm where the searches may be done based on specific criteria such as type of station or type of music, for example.
- the single chip may characterize each of the stations found based on the search.
- the single chip with integrated FM and Bluetooth radios may enable turning OFF a voltage regulator to the FM radio when in BT-only mode or turning OFF voltage regulators to the Bluetooth radio and the FM radio when both Bluetooth and FM are not being used, for example.
- the single chip with integrated FM and Bluetooth radios may enable extending the battery life in a handheld device by requiring that the single chip does not consume power until configured by the host. Moreover, there may not be a load on the system until the chip is powered down and/or the chip may not draw any current when powered down.
- the single chip with integrated FM and Bluetooth radios may enable a digital filter that may combine de-emphasis, bass, and/or treble.
- the digital filter may have a programmable audio bandwidth, for example.
- the single chip with integrated FM and Bluetooth radios may enable a power amplifier dynamical bypass for Class 1 systems.
- the single chip with integrated FM and Bluetooth radios may enable an antenna with an adjustable center frequency.
- the single chip with integrated FM and Bluetooth radios may enable Bluetooth coexistence with WLAN.
- coexistence may be supported when radiation of energy is not greater than a certain threshold. In some cases, such threshold may be 90 dBm, for example.
- the coexistence may be implemented to minimize the amount of energy that flows from the Bluetooth radio to the WLAN radio, for example.
- the single chip may utilize a guilty-by-association technique in order to identify WLAN interfering channels in the vicinity of a Bluetooth device. Because WLAN channels may deteriorate very rapidly in the presence of Bluetooth communication, the guilty-by-association technique may enable a fast determination or identification of which adaptive frequency hopping (AFH) channels to block in order to limit the effect of Bluetooth communication on WLAN channels.
- AMFH adaptive frequency hopping
- Condemnation of the entire bin as bad, that is, guilty-by-association, may increase both the reliability as well as speed with a WLAN channels of contiguous 20 ⁇ 22 MHz that may be blocked out in the AFH channel map.
- the use of techniques that modify the AFH channel map need not be limited to instances when a Bluetooth radio and an FM radio are integrated into a single chip. Modification of the AFH channel map may be applied to instances when Bluetooth applications are in coexistent operation with WLAN applications.
- the WLAN interfering channels may be detected by utilizing channel measurement statistics such as received signal strength indicator (RSSI) energy measurements and/or packet error rate (PER) measurements.
- RSSI received signal strength indicator
- PER measurements may include missing a packet due to synchronization errors, cyclic redundancy check (CRC) errors in decoding the header, and/or CRC errors in decoding the payload, for example.
- CRC cyclic redundancy check
- These measurements may be performed during the Bluetooth frame duration (1.25 ms) on the current Bluetooth channel or on channels different from the current Bluetooth channel.
- the single chip with integrated FM and Bluetooth radios may enable a low noise FM phase-locked loop (PLL) that may minimize the 32 KHz clock noise and/or the large phase noise that may occur.
- the FM PLL may utilize a narrow loop bandwidth, for example.
- the single chip with integrated FM and Bluetooth radios may disable at least a portion of the analog circuitry in the FM radio and/or the Bluetooth radio when performing digital processing. Disabling analog circuitry provides a reduction in the amount of power consumed by the single chip.
- the single chip with integrated FM and Bluetooth radios may be enabled to support high definition (HD) radio systems.
- HD radio systems the broadcasters may utilize digital signals to transmit existing analog AM and FM signals.
- the analog AM and FM signals may be transmitted simultaneously and the use of digital channels may result in higher quality audio and a more robust signal.
- services such as Main Program Service or Station Reference Service may be provided.
- Other services that may be supported for HD radio in the single chip may be requests for audio presentation of news, weather, entertainment, and/or stocks, for example.
- Additional services may comprise navigational products or applications, such as traffic information, for example, time-shifted listening, mobile commerce and advertisement, Internet-based broadcasts, and/or reading services for the visually impaired.
- an FM receiver front-end may receive a combined signal, which may comprise an on frequency signal or a desired signal and an interfering signal.
- a combined signal which may comprise an on frequency signal or a desired signal and an interfering signal.
- neither the desired signal nor the interfering signal may be dominant.
- the desired signal may be dominant but it may be characterized by a low signal-to-noise ratio (SNR) if the interfering signal is on the same band.
- SNR signal-to-noise ratio
- FIG. 4A is a graph illustrating an exemplary on frequency channel and a corresponding image channel, in accordance with an embodiment of the invention.
- the graph 400 illustrates the location of a desired frequency channel 402 and a corresponding image channel 404 .
- the desired frequency channel 402 may be centered at the intermediate frequency (IF) and the corresponding image channel 404 may be centered at frequency ( ⁇ IF).
- IMR image rejection
- the image channel 404 may be rejected by an IMR measure of 406 .
- a dynamically adjustable IF may be utilized to determine whether a particular frequency channel, such as channel 404 , comprise an image channel.
- a frequency error may be detected in channel 404 and it may be determined that channel 404 comprises an image channel.
- the distance delta f 408 or ⁇ f, may increase.
- the image channel 404 may move away, or may shift to the left. Consequently, if the image channel 404 is detected and shifted by a determined offset, the image channel 404 may be further suppressed by utilizing, for example, a band pass filter.
- high-side, low-side rejection may be utilized to flip the image channel 404 from one side to the other.
- a high and low local oscillator frequency may be utilized with the desired frequency channel 402 to flip the current image channel 404 on the other side of the desired signal 402 .
- the flipping of the image channel 404 may result in the image channel rejection or a significant reduction of the image channel magnitude.
- delta f 408 may be very small and the desired frequency channel 402 and the image channel 404 may be located close to each other. In addition, neither the desired frequency channel 402 nor the corresponding image channel 404 may be dominant. In this regard, it may be difficult to detect the image channel 404 by utilizing an IF frequency that results in an offset of the image channel 404 .
- FIG. 4B is a graph illustrating a combined signal comprising two neighboring signals, in accordance with an embodiment of the invention.
- graph 420 illustrates signals 422 and 424 , which may be characterized by frequencies f 1 and f 2 , respectively.
- an FM receiver such as the FM receiver 110 in FIG. 1B , may tune on a signal envelope or a combined signal comprising the signals 422 and 424 .
- Signal 424 may comprise an on frequency or a desired signal, and signal 422 may comprise a separate interfering signal.
- the signal 422 may also comprise an image channel corresponding to the desired signal 424 .
- the FM receiver may receive the combined signal comprising signals 422 and 424 and may be enabled to determine whether the combined signal comprises an interfering signal, such as signal 422 .
- Interfering signal 422 may be detected by determining fluctuations in power in the signal envelope by removing a DC component from the signal envelope and comparing the original signal envelope to the modified signal envelope. After the interfering signal 422 is detected, the FM receiver may further process the received signal envelope to mitigate the effects of the interfering signal 422 .
- FIG. 5 is a graph illustrating a signal envelope, in accordance with an embodiment of the invention.
- the signal envelope 510 may characterize a frequency beat between the two signals 504 and 508 .
- the two sine waves of signals 504 and 508 may be located in the band of an on frequency signal.
- the sine wave signals 504 and 508 may be centered at DC levels 502 and 506 , and may be characterized by frequencies f 1 and f 2 , respectively.
- the frequency beat 510 between the two signals 504 and 508 may correspond to the difference in frequencies (f 1 ⁇ f 2 ).
- the signal envelope 510 of the two sine waves 504 and 508 may be detected, it may be determined whether the signal envelope 510 comprises an interfering signal by determining fluctuations in power in the signal envelope 510 by removing the DC components 502 and 506 from the signal envelope and comparing the original signal envelope 510 to the modified signal envelope.
- the comparison may be used as an interference detector so that an FM receiver, for example, may lock on to the desired signal.
- FIG. 6 is a block diagram of an exemplary interference detection block utilizing magnitude measurements, in accordance with an embodiment of the invention.
- the FM radio 600 may comprise an interference detection block 601 .
- the interference detection block 601 may comprise a CPU 620 , a low-pass filter 604 , a squared value determination block (SVDB) 606 , magnitude determination blocks 612 , a high-pass filter 610 , and an interference detector 618 .
- SVDB squared value determination block
- the low-pass filter 604 may comprise suitable circuitry, logic, and/or code and may filter high frequencies from a received signal envelope 602 .
- the SVDB 606 may comprise suitable circuitry, logic, and/or code and may enable receiving of a filtered signal and may perform a squared value operation.
- the high-pass filter 610 may comprise suitable circuitry, logic, and/or code and may enable removal of a DC component from a received signal envelope.
- the magnitude determination blocks 608 and 612 may comprise suitable circuitry, logic, and/or code and may determine a magnitude of a received signal.
- the interference detector block 618 may comprise suitable circuitry, logic, and/or code and may be enable detection of an interfering signal within a signal envelope, based on fluctuations in power and/or signal strength of a signal envelope and a modified signal envelope with a removed DC component.
- the CPU 620 may comprise suitable circuitry, logic, and/or code and may coordinate processing tasks within the interference detection block 601 .
- a signal envelope 602 may be communicated to the low-pass filter 604 .
- the signal envelope 602 may comprise a desired signal and an interfering signal, such as signals 422 and 424 in FIG. 4B .
- the low-pass filter 604 may filter the signal envelope and may communicate the filtered signal envelope to the SVDB 606 and the magnitude detection block 608 .
- the magnitude detection block 608 may measure the magnitude 614 of the received signal envelope 602 and may communicate the measured magnitude 614 to the interference detector block 618 .
- the SVDB 606 may perform a squared value operation with the filtered signal envelope received from the low-pass filter 604 .
- the high-pass filter 610 may filter the resulting signal envelope from the squared value operation.
- the high-pass filter 610 may remove the DC component of the signal envelope received form the SVDB 606 to generate a modified signal envelope.
- the modified signal envelope may be communicated to the magnitude detection block 612 and the magnitude detection block may determine the magnitude 616 of the modified signal envelope.
- the magnitude 616 may then be communicated to the interference detector block 618 .
- the SVDB 606 may be replaced by an absolute value block that calculates an absolute value of an input signal.
- the interference detector block 618 may determine whether the signal envelope 602 comprises an interfering signal utilizing the determined magnitudes 614 and 616 . For example, the interference detector block 618 may determine a ratio of Magnitude 616 Magnitude ⁇ ⁇ 616 Magnitude ⁇ ⁇ 614 . The determined ratio may then be compared to a threshold value. If the determined ratio Magnitude ⁇ ⁇ 616 Magnitude ⁇ ⁇ 614 > THRESHOLD , it may be determined that the received signal envelope 602 comprises an interfering signal.
- FIG. 7 is a block diagram of an exemplary interference detection block utilizing received signal strength indicator (RSSI) measurements, in accordance with an embodiment of the invention.
- the FM radio 700 may comprise an interference detection block 701 , a low-pass filter (LPF) 704 , a rectangular-to-polar conversion block (RPCB) 706 , and a received signal strength indicator (RSSI) detection block 708 .
- the interference detection block 701 may comprise a CPU 720 , an absolute value block (AVB) 711 , an RSSI detection block 712 , a high-pass filter (HPF) 710 , an adder 722 , and an interference detector 718 .
- the LPF 704 may comprise suitable circuitry, logic, and/or code and may filter high frequencies from a received signal 702 .
- the received signal 702 may comprise, for example, a desired signal with frequency f 1 and an interfering signal with a frequency f 2 .
- the RPCB 706 may comprise suitable circuitry, logic, and/or code and may be enabled to convert an in-phase (I) and a quadrature (Q) component of the low-pass filtered signal to an angle output 724 and a magnitude output 726 .
- the AVB 711 may comprise suitable circuitry, logic, and/or code and may be enabled to receive a filtered signal and perform an absolute value operation.
- the HPF 710 may comprise suitable circuitry, logic, and/or code and may enable removal of a DC component from a received signal.
- the RSSI determination blocks 708 and 712 may comprise suitable circuitry, logic, and/or code and may determine signal strength of a received signal.
- the interference detector block 718 may comprise suitable circuitry, logic, and/or code and may enable detection of an interfering signal within a signal envelope, based on fluctuations in power and/or signal strength of a signal envelope and a modified signal envelope with a removed DC component.
- the CPU 720 may comprise suitable circuitry, logic, and/or code and may coordinate processing tasks within the interference detection block 701 .
- a signal 702 may be communicated to the LPF 704 .
- the signal 702 may comprise a desired signal and an interfering signal, such as signals 422 and 424 in FIG. 4B .
- the LPF 704 may filter the signal and may communicate the filtered signal to the RPCB 706 .
- the RPCB 706 may then generate a magnitude signal 726 , which may be communicated to the RSSI determination block 708 and to the HPF 710 .
- the RSSI detection block 708 may measure the signal strength of the received signal 702 and may communicate the measured signal strength, or RSSI (A) 714 , to adder 722 .
- the resulting magnitude signal 726 may also be filtered by the HPF 710 .
- the HPF 710 may remove the DC component of the magnitude signal 726 received form the RPCB 706 to generate a modified signal.
- the modified signal may be communicated to the AVB 711 .
- the AVB 711 may determine an absolute value of the communicated high-pass filtered signal to generate a modified signal envelope 728 .
- the modified signal envelope 728 may be communicated to the RSSI detection block 712 .
- the RSSI detection block 712 may determine the signal strength, or RSSI (B) 716 of the modified signal envelope 728 .
- the RSSI (B) 716 may then be communicated to the adder 722 .
- the adder 722 may determine the difference (RSSI (B) ⁇ RSSI (A)) 730 and may calculate the difference 730 to the interference detector block 718 .
- the interference detector block 718 may determine whether the signal envelope 702 comprises an interfering signal utilizing the determined signal strength indicators RSSI (A) 714 and RSSI (B) 716 . For example, the interference detector block 718 may determine whether the difference (RSSI (B) ⁇ RSSI (A)) 730 is greater than a threshold value. If the difference 730 is greater than the threshold value, it may be determined that the received signal 702 comprises an interfering signal.
- RSSI (A) 714 may be larger than RSSI (B) 716 .
- RSSI (B) 716 may be close to each other.
- FM interference detection may be used in search algorithms used in FM radios. For example, the difference between RSSI (B) and RSSI (A) may be calculated for a plurality of tuning points during the search. A frequency channel may then be selected from a plurality of allocated FM channels based on a lowest difference between RSSI (B) and RSSI (A); as such lowest difference may indicate a lowest interfering signal.
- FIG. 8 is a flow diagram that illustrates exemplary steps for selecting a particular combined signal from a plurality of combined signals, in accordance with an embodiment of the invention.
- the interference detector 618 may calculate a ratio of a magnitude 616 of a combined signal without a DC component and a magnitude 614 of the combined signal for each of a plurality of combined signals within a range of allocated FM channels.
- the FM radio 600 may detect fluctuations in power for the plurality of combined signals 602 within the range of allocated FM channels, based on the calculated ratios.
- the FM radio 600 may select a particular one of the plurality of combined signals based on the detected fluctuations in power.
- FIG. 9 is a flow diagram that illustrates exemplary steps for processing of signals, in accordance with an embodiment of the invention.
- the LPF 604 within the FM radio 600 may low-pass filter a signal 602 comprising a combined signal within a range of allocated FM channels to generate a low-pass filtered signal envelope.
- the range of allocated FM channels may vary depending on location. For example, in the Unites States of America, the range of allocated FM channels is 88-108 MHz. Each channel in the range of allocated FM channels is spaced 100 KHz apart.
- a squared value of the low-pass filtered signal may be determined by the SVDB 606 to generate a squared signal.
- the HPF 610 may high-pass filter the squared signal to generate a high-pass filtered signal.
- the interference detector 618 may detect fluctuation in power in the signal 602 based on a ratio of a magnitude 616 of the high-pass filtered signal and a magnitude 614 of the low-pass filtered signal.
- the present invention may be realized in hardware, software, or a combination of hardware and software.
- the present invention may be realized in a centralized fashion in at least one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited.
- a typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
- the present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods.
- Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
Abstract
Description
- The application makes reference to, claims priority to, and claims the benefit of U.S. Provisional Application Ser. No. 60/685,239 filed on May 26, 2005.
- This application also makes reference to:
- U.S. application Ser. No. 11/176,417, filed on Jul. 7, 2005;
- U.S. application Ser. No. ______ (Attorney Docket No. 16663US02) filed on even date herewith;
- U.S. application Ser. No. ______ (Attorney Docket No. 17106US02) filed on even date herewith;
- U.S. application Ser. No. ______ (Attorney Docket No. 17108US02) filed on even date herewith;
- U.S. application Ser. No. ______ (Attorney Docket No. 17109US02) filed on even date herewith;
- U.S. application Ser. No. ______ (Attorney Docket No. 17110US02) filed on even date herewith;
- U.S. application Ser. No. ______ (Attorney Docket No. 17113US02) filed on even date herewith;
- U.S. application Ser. No. ______ (Attorney Docket No. 17115US02) filed on even date herewith; and
- U.S. application Ser. No. ______ (Attorney Docket No. 17116US02) filed on even date herewith.
- Each of the above stated applications is hereby incorporated herein by reference in its entirety.
- Certain embodiments of the invention relate to Bluetooth and FM communication. More specifically, certain embodiments of the invention relate to a method and system for FM interference detection and mitigation.
- With the popularity of portable electronic devices and wireless devices that support audio applications, there is a growing need to provide a simple and complete solution for audio communications applications. For example, some users may utilize Bluetooth-enabled devices, such as headphones and/or speakers, to allow them to communicate audio data with their wireless handset while freeing to perform other activities. Other users may have portable electronic devices that may enable them to play stored audio content and/or receive audio content via broadcast communication, for example.
- However, integrating multiple audio communication technologies into a single device may be costly. Combining a plurality of different communication services into a portable electronic device or a wireless device may require separate processing hardware and/or separate processing software. Moreover, coordinating the reception and/or transmission of data to and/or from the portable electronic device or a wireless device may require significant processing overhead that may impose certain operation restrictions and/or design challenges. For example, a handheld device such as a cellphone that incorporates Bluetooth and Wireless LAN may pose certain coexistence problems caused by the close proximity of the Bluetooth and WLAN transceivers. Furthermore, simultaneous use of a plurality of radios in a handheld may result in significant increases in power consumption. Power being a precious commodity in most wireless mobile devices, combining devices such as a cellular radio, a Bluetooth radio and a WLAN radio requires careful design and implementation in order to minimize battery usage. Additional overhead such as sophisticated power monitoring and power management techniques are required in order to maximize battery life.
- A portable electronic device or a wireless device may be adapted to receive audio content via broadcast communication. When the portable electronic device or the wireless device is tuning to a signal, the received signal may be a combined signal, which may include one or more interfering signals. In this regard, the presence of an interfering signal may make it difficult to distinguish between a desired signal and the interfering signal.
- Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present invention as set forth in the remainder of the present application with reference to the drawings.
- A system and/or method is provided for FM interference detection and mitigation, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- These and other advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.
-
FIG. 1A is a block diagram of an exemplary FM transmitter that communicates with handheld devices that utilize a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention. -
FIG. 1B is a block diagram of an exemplary FM receiver that communicates with handheld devices that utilize a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention. -
FIG. 1C is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports FM processing and an external device that supports Bluetooth processing, in accordance with an embodiment of the invention. -
FIG. 1D is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios and an external device that supports Bluetooth and FM processing, in accordance with an embodiment of the invention. -
FIG. 1E is a block diagram of an exemplary single chip with multiple integrated radios that supports radio data processing, in accordance with an embodiment of the invention. -
FIG. 1F is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports multiple interfaces, in accordance with an embodiment of the invention. -
FIG. 1G is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports interfacing with a handset baseband device and a coexistent wireless LAN (WLAN) radio, in accordance with an embodiment of the invention. -
FIG. 2A is a block diagram of an exemplary single chip that supports Bluetooth and FM operations with an external FM transmitter, in accordance with an embodiment of the invention. -
FIG. 2B is a block diagram of an exemplary single chip that supports Bluetooth and FM operations with an integrated FM transmitter, in accordance with an embodiment of the invention. -
FIG. 2C is a flow diagram that illustrates exemplary steps for processing received data in a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention. -
FIG. 2D is a flow diagram that illustrates exemplary steps for processing FM data via the Bluetooth core in a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention. -
FIG. 2E is a flow diagram that illustrates exemplary steps for configuring a single chip with integrated Bluetooth and FM radios based on the mode of operation, in accordance with an embodiment of the invention. -
FIG. 3 is a block diagram of an exemplary FM core and PTU for processing RDS and digital audio data, in accordance with an embodiment of the invention. -
FIG. 4A is a graph illustrating an exemplary on frequency channel and a corresponding image channel, in accordance with an embodiment of the invention. -
FIG. 4B is a graph illustrating a combined signal comprising two neighboring signals, in accordance with an embodiment of the invention. -
FIG. 5 is a graph illustrating a signal envelope, in accordance with an embodiment of the invention. -
FIG. 6 is a block diagram of an exemplary interference detection block utilizing magnitude measurements, in accordance with an embodiment of the invention. -
FIG. 7 is a block diagram of an exemplary interference detection block utilizing received signal strength indicator (RSSI) measurements, in accordance with an embodiment of the invention. -
FIG. 8 is a flow diagram that illustrates exemplary steps for selecting a particular combined signal from a plurality of combined signals, in accordance with an embodiment of the invention. -
FIG. 9 is a flow diagram that illustrates exemplary steps for processing of signals, in accordance with an embodiment of the invention. - Certain embodiments of the invention may be found in a method and system for FM interference detection and mitigation. Aspects of the method and system may comprise removing a DC component from a signal envelope comprising a combined signal within a range of allocated FM channels to generate a modified signal envelope. Fluctuation in power in the signal envelope may be detected based on a ratio of a magnitude of the signal envelope and a magnitude of the modified signal envelope. The removing may further include low-pass filtering the signal envelope to generate a low-pass filtered signal envelope. A square value of the low-pass filtered signal envelope may be determined to generate a squared signal envelope. The squared signal envelope may be high-pass filtered to generate a high-pass filtered signal envelope. The fluctuation in power in the signal envelope may be detected based on a ratio of a magnitude of the high-pass filtered signal envelope and a magnitude of the low-pass filtered signal envelope.
- In another aspect of the invention, signal strength of the high-pass filtered signal envelope and signal strength of the squared signal envelope may be determined. The fluctuation in power in the signal envelope may be determined based on a ratio of the signal strength of the high-pass filtered signal envelope and the signal strength of the squared signal envelope. The ratio of the magnitude of the signal envelope and the magnitude of the modified signal envelope may be utilized for determining whether the signal envelope comprises an interference signal.
-
FIG. 1A is a block diagram of an exemplary FM transmitter that communicates with handheld devices that utilize a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention. Referring toFIG. 1A , there is shown anFM transmitter 102, acellular phone 104 a, asmart phone 104 b, acomputer 104 c, and an exemplary FM and Bluetooth-equippeddevice 104 d. TheFM transmitter 102 may be implemented as part of a radio station or other broadcasting device, for example. Each of thecellular phone 104 a, thesmart phone 104 b, thecomputer 104 c, and the exemplary FM and Bluetooth-equippeddevice 104 d may comprise asingle chip 106 with integrated Bluetooth and FM radios for supporting FM and Bluetooth data communications. TheFM transmitter 102 may enable communication of FM audio data to the devices shown inFIG. 1A by utilizing thesingle chip 106. Each of the devices inFIG. 1A may comprise and/or may be communicatively coupled to alistening device 108 such as a speaker, a headset, or an earphone, for example. - The
cellular phone 104 a may be enabled to receive an FM transmission signal from theFM transmitter 102. The user of thecellular phone 104 a may then listen to the transmission via thelistening device 108. Thecellular phone 104 a may comprise a “one-touch” programming feature that enables pulling up specifically desired broadcasts, like weather, sports, stock quotes, or news, for example. Thesmart phone 104 b may be enabled to receive an FM transmission signal from theFM transmitter 102. The user of thesmart phone 104 b may then listen to the transmission via thelistening device 108. - The
computer 104 c may be a desktop, laptop, notebook, tablet, and a PDA, for example. Thecomputer 104 c may be enabled to receive an FM transmission signal from theFM transmitter 102. The user of thecomputer 104 c may then listen to the transmission via thelistening device 108. Thecomputer 104 c may comprise software menus that configure listening options and enable quick access to favorite options, for example. In one embodiment of the invention, thecomputer 104 c may utilize an atomic clock FM signal for precise timing applications, such as scientific applications, for example. While a cellular phone, a smart phone, computing devices, and other devices have been shown inFIG. 1A , thesingle chip 106 may be utilized in a plurality of other devices and/or systems that receive and use Bluetooth and/or FM signals. In one embodiment of the invention, the single chip Bluetooth and FM radio may be utilized in a system comprising a WLAN radio. U.S. application Ser. No. ______ (Attorney Docket No. 17116US02), filed on even date herewith, discloses a method and system comprising a single chip Bluetooth and FM radio integrated with a wireless LAN radio, and is hereby incorporated herein by reference in its entirety. -
FIG. 1B is a block diagram of an exemplary FM receiver that communicates with handheld devices that utilize a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention. Referring toFIG. 1B , there is shown anFM receiver 110, thecellular phone 104 a, thesmart phone 104 b, thecomputer 104 c, and the exemplary FM and Bluetooth-equippeddevice 104 d. In this regard, theFM receiver 110 may comprise and/or may be communicatively coupled to alistening device 108. A device equipped with the Bluetooth and FM transceivers, such as thesingle chip 106, may be able to broadcast its respective signal to a “deadband” of an FM receiver for use by the associated audio system. For example, a cellphone or a smart phone, such as thecellular phone 104 a and thesmart phone 104 b, may transmit a telephone call for listening over the audio system of an automobile, via usage of a deadband area of the car's FM stereo system. One advantage may be the universal ability to use this feature with all automobiles equipped simply with an FM radio with few, if any, other external FM transmission devices or connections being required. - In an exemplary embodiment of the invention, the
FM receiver 110 may be adapted to provide FM interference detection and mitigation. TheFM receiver 110 may receive a signal envelope or a combined signal, which may comprise an on frequency signal, or a desired signal and an interfering signal. In this regard, theFM receiver 110 may be enabled to detect fluctuation in power in the signal envelope by removing a DC component from the signal envelope and comparing the original signal envelope to the modified signal envelope. TheFM receiver 110 may be enabled to determine whether the received signal envelope comprises an interfering signal, based on the detected fluctuation in power. - In another example, a computer, such as the
computer 104 c, may comprise an MP3 player or another digital music format player and may broadcast a signal to the deadband of an FM receiver in a home stereo system. The music on the computer may then be listened to on a standard FM receiver with few, if any, other external FM transmission devices or connections. While a cellular phone, a smart phone, and computing devices have been shown, a single chip that combines a Bluetooth and FM transceiver and/or receiver may be utilized in a plurality of other devices and/or systems that receive and use an FM signal. -
FIG. 1C is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports FM processing and an external device that supports Bluetooth processing, in accordance with an embodiment of the invention. Referring toFIG. 1C , there is shown asingle chip 112 a that supports Bluetooth and FM radio operations and anexternal device 114. Thesingle chip 112 a may comprise anintegrated Bluetooth radio 116, anintegrated FM radio 118, and anintegrated processor 120. TheBluetooth radio 116 may comprise suitable logic, circuitry, and/or code that enable Bluetooth signal communication via thesingle chip 112 a. In this regard, theBluetooth radio 116 may support audio signals or communication. The FM radio may comprise suitable logic, circuitry, and/or code that enable FM signal communication via thesingle chip 112 a. - The
integrated processor 120 may comprise suitable logic, circuitry, and/or code that may enable processing of the FM data received by theFM radio 118. Moreover, theintegrated processor 120 may enable processing of FM data to be transmitted by theFM radio 118 when theFM radio 118 comprises transmission capabilities. Theexternal device 114 may comprise abaseband processor 122. Thebaseband processor 122 may comprise suitable logic, circuitry, and/or code that may enable processing of Bluetooth data received by theBluetooth radio 116. Moreover, thebaseband processor 122 may enable processing of Bluetooth data to be transmitted by theBluetooth radio 116. In this regard, theBluetooth radio 116 may communicate with thebaseband processor 122 via theexternal device 114. TheBluetooth radio 116 may communicate with theintegrated processor 120. - In an exemplary embodiment of the invention, the
FM radio 118 may comprise an FM receiver, which may be adapted to provide FM interference detection and mitigation. The FM receiver may receive a signal envelope or a combined signal, which may comprise an on frequency signal, or a desired signal and an interfering signal. In this regard, the FM receiver may be enabled to detect fluctuation in power in the signal envelope by removing a DC component from the signal envelope and comparing the original signal envelope to the modified signal envelope. The FM receiver may be enabled to determine whether the received signal envelope comprises an interfering signal, based on the detected fluctuation in power. -
FIG. 1D is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios and an external device that supports Bluetooth and FM processing, in accordance with an embodiment of the invention. Referring toFIG. 1D , there is shown asingle chip 112 b that supports Bluetooth and FM radio operations and anexternal device 114. Thesingle chip 112 b may comprise theBluetooth radio 116 and theFM radio 118. TheBluetooth radio 116 and/or theFM radio 118 may be integrated into thesingle chip 112 b. Theexternal device 114 may comprise abaseband processor 122. Thebaseband processor 122 may comprise suitable logic, circuitry, and/or code that may enable processing of Bluetooth data received by theBluetooth radio 116 and/or processing of Bluetooth data to be transmitted by theBluetooth radio 116. In this regard, theBluetooth radio 116 may communicate with thebaseband processor 122 via theexternal device 114. Moreover, thebaseband processor 122 may comprise suitable logic, circuitry, and/or code that may enable processing of the FM data received by theFM radio 118. Thebaseband processor 122 may enable processing FM data to be transmitted by theFM radio 118 when theFM radio 118 comprises transmission capabilities. In this regard, theFM radio 118 may communicate with thebaseband processor 122 via theexternal device 114. -
FIG. 1E is a block diagram of an exemplary single chip with multiple integrated radios that supports radio data processing, in accordance with an embodiment of the invention. Referring toFIG. 1E , there is shown asingle chip 130 that may comprise aradio portion 132 and aprocessing portion 134. Theradio portion 132 may comprise a plurality of integrated radios. For example, theradio portion 132 may comprise acell radio 140 a that supports cellular communications, aBluetooth radio 140 b that supports Bluetooth communications, anFM radio 140 c that supports FM communications, a global positioning system (GPS) 140 d that supports GPS communications, and/or a wireless local area network (WLAN) 140 e that supports communications based on the IEEE 802.11 standards. TheFM radio 140 c may be similar to theFM radio 118 inFIG. 1C and may provide the FM interference detection and mitigation functionalities as described herein. - The
processing portion 134 may comprise at least oneprocessor 136, amemory 138, and a peripheral transport unit (PTU) 140. Theprocessor 136 may comprise suitable logic, circuitry, and/or code that enable processing of data received from theradio portion 132. In this regard, each of the integrated radios may communicate with theprocessing portion 134. In some instances, the integrated radios may communicate with theprocessing portion 134 via a common bus, for example. Thememory 138 may comprise suitable logic, circuitry, and/or code that enable storage of data that may be utilized by theprocessor 136. In this regard, thememory 138 may store at least a portion of the data received by at least one of the integrated radios in theradio portion 132. Moreover, thememory 138 may store at least a portion of the data that may be transmitted by at least one of the integrated radios in theradio portion 132. ThePTU 140 may comprise suitable logic, circuitry, and/or code that may enable interfacing data in thesingle chip 130 with other devices that may be communicatively coupled to thesingle chip 130. In this regard, thePTU 140 may support analog and/or digital interfaces. -
FIG. 1F is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports multiple interfaces, in accordance with an embodiment of the invention. Referring toFIG. 1F , there is shown asingle chip 150 that supports Bluetooth and FM radio communications. Thesingle chip 150 may comprise a processor andmemory block 152, aPTU 154, an FM control and input-output (IO) block 156, aBluetooth radio 158, aBluetooth baseband processor 160, and an FM and radio data system (RDS) and radio broadcast data system (RDBS)radio 162. A first antenna orantenna system 166 a may be communicatively coupled to theBluetooth radio 158. A second antenna orantenna system 166 b may be communicatively coupled to the FM and RDS/RBDS radio 162. The FM and RDS/RBDS radio 162 may comprise an FM receiver, which may provide FM interference detection, and mitigation functionalities as described herein. - The processor and
memory block 152 may comprise suitable logic, circuitry, and/or code that may enable control, management, data processing operations, and/or data storage operations, for example. ThePTU 154 may comprise suitable logic, circuitry, and/or code that may enable interfacing thesingle chip 150 with external devices. The FM control and IO block 156 may comprise suitable logic, circuitry, and/or code that may enable control of at least a portion of the FM and RDS/RBDS radio 162. TheBluetooth radio 158 may comprise suitable logic, circuitry, and/or code that may enable Bluetooth communications via thefirst antenna 166 a. The FM and RDS/RBDS radio 162 may comprise suitable logic, circuitry, and/or code that may enable FM, RDS, and/or RBDS data communication via thesecond antenna 166 b. TheBluetooth baseband processor 160 may comprise suitable logic, circuitry, and/or code that may enable processing of baseband data received from theBluetooth radio 158 or baseband data to be transmitted by theBluetooth radio 158. - The
PTU 154 may support a plurality of interfaces. For example, thePTU 154 may support anexternal memory interface 164 a, a universal asynchronous receiver transmitter (UART) and/or enhanced serial peripheral interface (eSPI)interface 164 b, a general purpose input/output (GPIO) and/or clocks interface 164 c, a pulse-code modulation (PCM) and/or an inter-IC sound (I2S)interface 164 d, an inter-integrated circuit (I2C)bus interface 164 e, and/or anaudio interface 164 f. -
FIG. 1G is a block diagram of an exemplary single chip with integrated Bluetooth and FM radios that supports interfacing with a handset baseband device and a coexistent wireless LAN (WLAN) radio, in accordance with an embodiment of the invention. Referring toFIG. 1G , there is shown asingle chip 172, ahandset baseband block 170, aband pass filter 174, a first antenna orantenna system 178 a, amatching circuit 176, a second antenna orantenna filter 178 b, and aWLAN radio 180. Thesingle chip 172 may be substantially similar to thesingle chip 150. In this instance, thesingle chip 172 may comprise suitable logic, circuitry, and/or code that may enable coexistent operation with theWLAN radio 180 via thecoexistence interface 186. - The
single chip 172 may communicate Bluetooth data via theBPF 174 and thefirst antenna 178 a. Thesingle chip 172 may also communicate FM data via thematching circuit 176 and thesecond antenna 178 b. Thesingle chip 172 may coordinate Bluetooth data communication in the presence of WLAN channels by communicating with theWLAN radio 180 via thecoexistence interface 186. Thesingle chip 172 may comprise an FM receiver, which may provide FM interference detection and mitigation functionalities as described herein. - The
single chip 172 may transfer data to thehandset baseband block 170 via at least one interface, such as a PCM/I2S interface 182 a, a UART/eSPI interface 182 b, a I2C interface 182 c, and/or andanalog audio interface 182 d. Thesingle chip 172 and thehandset baseband block 170 may also communicate via at least one control signal. For example, thehandset baseband block 170 may generate a clock signal, ref_clock, 184 a, a wake signal, host_wake 184 c, and/or areset signal 184 f that may be transferred to thesingle chip 172. Similarly, thesingle chip 172 may generate a clock request signal, clock_req, 184 b, a Bluetooth wake signal, BT_wake, 184 d, and/or an FM interrupt request signal, FM IRQ, 184 e that may be transferred to thehandset baseband block 170. Thehandset baseband block 170 may comprise suitable logic, circuitry, and/or code that may enable processing of at least a portion of the data received from thesingle chip 172 and/or data to be transferred to thesingle chip 172. In this regard, thehandset baseband block 170 may transfer data to thesingle chip 172 via at least one interface. -
FIG. 2A is a block diagram of an exemplary single chip that supports Bluetooth and FM operations with an external FM transmitter, in accordance with an embodiment of the invention. Referring toFIG. 2A , there is shown asingle chip 200 that may comprise aprocessor system 202, a peripheral transport unit (PTU) 204, aBluetooth core 206, a frequency modulation (FM)core 208, and acommon bus 201. AnFM transmitter 226 may be an external device to thesingle chip 200 and may be communicatively coupled to thesingle chip 200 via theFM core 208, for example. TheFM transmitter 226 may be a separate integrated circuit (IC), for example. - The
processor system 202 may comprise a central processing unit (CPU) 210, amemory 212, a direct memory access (DMA)controller 214, a power management unit (PMU) 216, and an audio processing unit (APU) 218. TheAPU 218 may comprise a subband coding (SBC)codec 220. At least a portion of the components of theprocessor system 202 may be communicatively coupled via thecommon bus 201. - The
CPU 210 may comprise suitable logic, circuitry, and/or code that may enable control and/or management operations in thesingle chip 200. In this regard, theCPU 210 may communicate control and/or management operations to theBluetooth core 206, theFM core 208, and/or thePTU 204 via a set of register locations specified in a memory map. Moreover, theCPU 210 may be utilized to process data received by thesingle chip 200 and/or to process data to be transmitted by thesingle chip 200. TheCPU 210 may enable processing of data received via theBluetooth core 206, via theFM core 208, and/or via thePTU 204. For example, theCPU 210 may enable processing of A2DP data and may then transfer the processed A2DP data to other components of thesingle chip 200 via thecommon bus 201. In this regard, the CPU may utilize theSBC codec 220 in theAPU 218 to encode and/or decode A2DP data, for example. TheCPU 210 may enable processing of data to be transmitted viaBluetooth core 206, via theFM core 208, and/or via thePTU 204. TheCPU 210 may be, for example, an ARM processor or another embedded processor core that may be utilized in the implementation of system-on-chip (SOC) architectures. - The
CPU 210 may time multiplex Bluetooth data processing operations and FM data processing operations. In this regard, theCPU 210 may perform each operation by utilizing a native clock, that is, Bluetooth data processing based on a Bluetooth clock and FM data processing based on an FM clock. The Bluetooth clock and the FM clock may be distinct and may not interact. TheCPU 210 may gate the FM clock and the Bluetooth clock and may select the appropriate clock in accordance with the time multiplexing scheduling or arrangement. When heCPU 210 switches between Bluetooth operations and FM operations, at least certain states associated with the Bluetooth operations or with the FM operations may be retained until theCPU 210 switches back. - For example, in the case where the Bluetooth function is not active and is not expected to be active for some time, the
CPU 210 may run on a clock derived from theFM core 208. This may eliminate the need to bring in a separate high-speed clock when one is already available in theFM core 208. In the case where theBluetooth core 206 may be active, for example when the Bluetooth is in a power-saving mode that requires it to be active periodically, the processor may chose to use a clock derived separately from theFM core 208. The clock may be derived directly from a crystal or oscillator input to theBluetooth core 206, or from a phase locked loop (PLL) in theBluetooth core 206. While this clocking scheme may provide certain flexibility in the processing operations performed by theCPU 210 in thesingle chip 200, other clocking schemes may also be implemented. - The
CPU 210 may also enable configuration of data routes to and/or from theFM core 208. For example, theCPU 210 may configure theFM core 208 so that data may be routed via an I2S interface or a PCM interface in thePTU 204 to the analog ports communicatively coupled to thePTU 204. - The
CPU 210 may enable tuning, such as flexible tuning, and/or searching operations in Bluetooth and/or FM communication by controlling at least a portion of theBluetooth core 206 and/or theFM core 208. For example, theCPU 210 may generate at least one signal that tunes theFM core 208 to a certain frequency to determine whether there is a station at that frequency. When a station is found, theCPU 210 may configure a path for the audio signal to be processed in thesingle chip 200. When a station is not found, theCPU 210 may generate at least one additional signal that tunes theFM core 208 to a different frequency to determine whether a station may be found at the new frequency. - Searching algorithms may enable the
FM core 208 to scan up or down in frequency from a presently tuned channel and stop on the next channel with received signal strength indicator (RSSI) above a threshold. The search algorithm may be able to distinguish image channels. The choice of the IF frequency during search is such that an image channel may have a nominal frequency error of 50 kHz, which may be used to distinguish the image channel from the “on” channel. The search algorithm may also be able to determine if a high side or a low side injection provides better receive performance, thereby allowing for a signal quality metric to be developed for this purpose. One possibility to be investigated is monitoring the high frequency RSSI relative to the total RSSI. The IF may be chosen so that with the timing accuracy that a receiver may be enabled to provide, the image channels may comprise a frequency error that is sufficiently large to differentiate the image channels from the on channel. - The
CPU 210 may enable a host controller interface (HCI) in Bluetooth. In this regard, the HCI provides a command interface to the baseband controller and link manager, and access to hardware status and control registers. The HCI may provide a method of accessing the Bluetooth baseband capabilities that may be supported by theCPU 210. - The
memory 212 may comprise suitable logic, circuitry, and/or code that may enable data storage. In this regard, thememory 212 may be utilized to store data that may be utilized by theprocessor system 202 to control and/or manage the operations of thesingle chip 200. Thememory 212 may also be utilized to store data received by thesingle chip 200 via thePTU 204 and/or via theFM core 208. Similarly, thememory 212 may be utilized to store data to be transmitted by thesingle chip 200 via thePTU 204 and/or via theFM core 208. TheDMA controller 214 may comprise suitable logic, circuitry, and/or code that may enable transfer of data directly to and from thememory 212 via thecommon bus 201 without involving the operations of theCPU 210. - The
PTU 204 may comprise suitable logic, circuitry, and/or code that may enable communication to and from thesingle chip 200 via a plurality of communication interfaces. In some instances, thePTU 204 may be implemented outside thesingle chip 200, for example. ThePTU 204 may support analog and/or digital communication with at least one port. For example, thePTU 204 may support at least one universal series bus (USB) interface that may be utilized for Bluetooth data communication, at least one secure digital input/output (SDIO) interface that may also be utilized for Bluetooth data communication, at least one universal asynchronous receiver transmitter (UART) interface that may also be utilized for Bluetooth data communication, and at least one I2C bus interface that may be utilized for FM control and/or FM and RDS/RBDS data communication. ThePTU 204 may also support at least one PCM interface that may be utilized for Bluetooth data communication and/or FM data communication, for example. - The
PTU 204 may also support at least one inter-IC sound (I2S) interface, for example. The I2S interface may be utilized to send high fidelity FM digital signals to theCPU 210 for processing, for example. In this regard, the I2S interface in thePTU 204 may receive data from theFM core 208 via abus 203, for example. Moreover, the I2S interface may be utilized to transfer high fidelity audio in Bluetooth. For example, in the A2DP specification there is support for wideband speech that utilizes 16 kHz of audio. In this regard, the I2S interface may be utilized for Bluetooth high fidelity data communication and/or FM high fidelity data communication. The I2S interface may be a bidirectional interface and may be utilized to support bidirectional communication between thePTU 204 and theFM core 208 via thebus 203. The I2S interface may be utilized to send and receive FM data from external devices such as coder/decoders (CODECs) and/or other devices that may further process the I2S data for transmission, such as local transmission to speakers and/or headsets and/or remote transmission over a cellular network, for example. - The
Bluetooth core 206 may comprise suitable logic, circuitry, and/or code that may enable reception and/or transmission of Bluetooth data. TheBluetooth core 206 may comprise aBluetooth transceiver 229 that may perform reception and/or transmission of Bluetooth data. In this regard, theBluetooth core 206 may support amplification, filtering, modulation, and/or demodulation operations, for example. TheBluetooth core 206 may enable data to be transferred from and/or to theprocessor system 202, thePTU 204, and/or theFM core 208 via thecommon bus 201, for example. - The
FM core 208 may comprise suitable logic, circuitry, and/or code that may enable reception and/or transmission of FM data. TheFM core 208 may comprise anFM receiver 222 and a local oscillator (LO) 227. TheFM receiver 222 may comprise an analog-to-digital (A/D)converter 224. TheFM receiver 222 may support amplification, filtering, and/or demodulation operations, for example. TheLO 227 may be utilized to generate a reference signal that may be utilized by theFM core 208 for performing analog and/or digital operations. TheFM core 206 may enable data to be transferred from and/or to theprocessor system 202, thePTU 204, and/or theBluetooth core 206 via thecommon bus 201, for example. Moreover, theFM core 208 may receive analog FM data via theFM receiver 222. TheFM receiver 222 may provide FM interference detection and mitigation functionalities as described herein. - The A/
D converter 224 in theFM receiver 222 may be utilized to convert the analog FM data to digital FM data to enable processing by theFM core 208. TheFM core 208 may also enable the transfer of digital FM data to theFM transmitter 226. TheFM transmitter 226 may comprise a digital-to-analog (D/A)converter 228 that may be utilized to convert digital FM data to analog FM data to enable transmission by theFM transmitter 226. Data received by theFM core 208 may be routed out of theFM core 208 in digital format via thecommon bus 201 and/or in analog format via thebus 203 to the I2S interface in thePTU 204, for example. - The
FM core 208 may enable radio transmission and/or reception at various frequencies, such as, 400 MHz, 900 MHz, 2.4 GHz and/or 5.8 GHz, for example. TheFM core 208 may also support operations at the standard FM band comprising a range of about 76 MHz to 108 MHz, for example. - The
FM core 208 may also enable reception of RDS data and/or RBDS data for in-vehicle radio receivers. In this regard, theFM core 208 may enable filtering, amplification, and/or demodulation of the received RDS/RBDS data. The RDS/RBDS data may comprise, for example, a traffic message channel (TMC) that provides traffic information that may be communicated and/or displayed to an in-vehicle user. - Digital circuitry within the
FM core 208 may be operated based on a clock signal generated by dividing down a signal generated by theLO 227. TheLO 227 may be programmable in accordance with the various channels that may be received by theFM core 208 and the divide ratio may be varied in order to maintain the digital clock signal close to a nominal value. - The RDS/RBDS data may be buffered in the
memory 212 in theprocessor system 202. The RDS/RBDS data may be transferred from thememory 212 via the I2C interface when theCPU 210 is in a sleep or stand-by mode. For example, theFM core 208 may post RDS data into a buffer in thememory 212 until a certain level is reached and an interrupt is generated to wake up theCPU 210 to process the RDS/RBDS data. When theCPU 210 is not in a sleep mode, the RDS data may be transferred to thememory 212 via thecommon bus 201, for example. - Moreover, the RDS/RBDS data received via the
FM core 208 may be transferred to any of the ports communicatively coupled to thePTU 204 via the HCI scheme supported by thesingle chip 200, for example. The RDS/RBDS data may also be transferred to theBluetooth core 206 for communication to Bluetooth-enabled devices. - In one exemplary embodiment of the invention, the
single chip 200 may receive FM audio data via theFM core 208 and may transfer the received data to theBluetooth core 206 via thecommon bus 201. TheBluetooth core 206 may transfer the data to theprocessor system 202 to be processed. In this regard, theSBC codec 220 in theAPU 218 may perform SBC coding or other A2DP compliant audio coding for transportation of the FM data over a Bluetooth A2DP link. Theprocessor system 202 may also enable performing continuous variable slope delta (CVSD) modulation, log pulse code modulation (Log PCM), and/or other Bluetooth compliant voice coding for transportation of FM data on Bluetooth synchronous connection-oriented (SCO) or extended SCO (eSCO) links. The Bluetooth-encoded FM audio data may be transferred to theBluetooth core 206, from which it may be communicated to another device that supports the Bluetooth protocol. TheCPU 210 may be utilized to control and/or manage the various data transfers and/or data processing operations in thesingle chip 200 to support the transmission of FM audio data via the Bluetooth protocol. - Moreover, when Bluetooth data is received, such as A2DP, SCO, eSCO, and/or MP3, for example, the
Bluetooth core 206 may transfer the received data to theprocessor system 202 via thecommon bus 201. At theprocessor system 202, theSBC codec 220 may decode the Bluetooth data and may transfer the decoded data to theFM core 208 via thecommon bus 201. TheFM core 208 may transfer the data to theFM transmitter 226 for communication to an FM receiver in another device. - In another exemplary embodiment of the invention, the
single chip 200 may operate in a plurality of modes. For example, thesingle chip 200 may operate in one of an FM-only mode, a Bluetooth-only mode, and an FM-Bluetooth mode. For the FM-only mode, thesingle chip 200 may operate with a lower power active state than in the Bluetooth-only mode or the FM-Bluetooth mode because FM operation in certain devices may have a limited source of power. In this regard, during the FM-only mode, at least a portion of the operation of theBluetooth core 206 may be disabled to reduce the amount of power used by thesingle chip 200. Moreover, at least a portion of theprocessor system 202, such as theCPU 210, for example, may operate based on a divided down clock from a phase locked-loop (PLL) in theFM core 208. In this regard, the PLL in theFM core 208 may utilize theLO 227, for example. - Moreover, because the code necessary to perform certain FM operations, such as tuning and/or searching, for example, may only require the execution of a few instructions in between time intervals of, for example, 10 ms, the
CPU 210 may be placed on a stand-by or sleep mode to reduce power consumption until the next set of instructions is to be executed. In this regard, each set of instructions in the FM operations code may be referred to as a fragment or atomic sequence. The fragments may be selected or partitioned in a very structured manner to optimize the power consumption of thesingle chip 200 during FM-only mode operation. In some instances, fragmentation may also be implemented in the FM-Bluetooth mode to enable theCPU 210 to provide more processing power to Bluetooth operations when theFM core 208 is carrying out tuning and/or searching operations, for example. -
FIG. 2B is a block diagram of an exemplary single chip that supports Bluetooth and FM operations with an integrated FM transmitter, in accordance with an embodiment of the invention. Referring toFIG. 2B , there is shown thesingle chip 200 as described inFIG. 2A with theFM transmitter 226 integrated into theFM core 208. In this regard, theFM core 208 may support FM reception and/or transmission of FM data. TheFM transmitter 226 may utilize signals generated based on the reference signal generated by theLO 227. TheFM core 208 may enable transmission of data received via thePTU 204 and/or theBluetooth core 206, for example. The exemplary implementation of thesingle chip 200 as described inFIG. 2B may support FM reception and/or transmission and Bluetooth reception and/or transmission. -
FIG. 2C is a flow diagram that illustrates exemplary steps for processing received data in a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention. Referring toFIGS. 2A and 2C , instep 232, afterstart step 230, theFM core 208 or theBluetooth core 206 may receive data. For example, theFM core 208 may receive FM data via theFM receiver 222 and theBluetooth core 206 may receive Bluetooth data via theBluetooth transceiver 229. Instep 234, the received data may be transferred to theprocessor system 202 via thecommon bus 201 for processing. The received data may be transferred to thememory 212 by theDMA controller 214, for example. In some instances, theprocessor system 202 may then transfer the data to thePTU 204, for example. The received data may be transferred to theprocessing system 202 in accordance with the time multiplexing schedule or arrangement provided by theprocessing system 202. Instep 236, theprocessor system 202 may time multiplex the processing of FM data and the processing of Bluetooth data. For example, when Bluetooth data is being processed, FM data may not be transferred to theprocessing system 202 or may be transferred and stored in thememory 212 until FM processing is enabled. When theprocessing system 202 has completed processing the Bluetooth data, the FM data may be transferred to theprocessing system 202 for FM processing. Similarly, when FM data is being processed, Bluetooth data may not be transferred to theprocessing system 202 or may be transferred and stored in thememory 212 until Bluetooth processing is enabled. When theprocessing system 202 has completed processing the FM data, the Bluetooth data may be transferred to theprocessing system 202 for Bluetooth processing. Afterstep 236, the process may proceed to endstep 238. -
FIG. 2D is a flow diagram that illustrates exemplary steps for processing FM data via the Bluetooth core in a single chip with integrated Bluetooth and FM radios, in accordance with an embodiment of the invention. Referring toFIGS. 2A and 2D , afterstart step 250, instep 252, theFM core 208 may receive FM data via theFM receiver 222. Instep 254, theFM core 208 may transfer the FM data to theBluetooth core 206 via thecommon bus 201. Instep 256, theBluetooth core 206 may transfer the FM data received from theFM core 208 to theprocessor system 202 via thecommon bus 201. Instep 258, theprocessor system 202 may perform Bluetooth processing operations, such as encoding for example, to the FM data received from theBluetooth core 206. Instep 260, theBluetooth core 206 may receive the processed FM data. Instep 262, theBluetooth core 206 may transfer the processed FM data to at least one Bluetooth-enable device via theBluetooth transceiver 229. - An illustrative instance where the exemplary steps described in
FIG. 2D may occur is when a handset is enabled to receive FM data and the handset may be enabled to operate with a Bluetooth headset. In this regard, the handset may receive the FM audio signal via theFM core 208 and may process the received signal for transfer to the headset via theBluetooth core 206. -
FIG. 2E is a flow diagram that illustrates exemplary steps for configuring a single chip with integrated Bluetooth and FM radios based on the mode of operation, in accordance with an embodiment of the invention. Referring toFIG. 2E , afterstart step 270, in step 272, when a single chip with integrated Bluetooth and FM radios operates in an FM-only mode, the process may proceed to step 284. Instep 284, theFM core 208 may be configured for operation and at least portions of theBluetooth core 206 may be disabled. Instep 286, FM data received and/or FM data to be transmitted may be processed in theprocessor system 202 without need for time multiplexing. - Returning to step 272, when the single chip is not operating in the FM-only mode, the process may proceed to step 274. In
step 274, when the single chip is operating in the Bluetooth-only mode, the process may proceed to step 280. Instep 280, theBluetooth core 206 may be configured for operation and at least portions of theFM core 208 may be disabled. Instep 282, Bluetooth data received and/or Bluetooth data to be transmitted may be processed in theprocessor system 202 without need for time multiplexing. - Returning to step 274, when the single chip is not operating in the Bluetooth-only mode, the process may proceed to step 276. In
step 276, theBluetooth core 206 and theFM core 208 may be configured for operation. Instep 278, Bluetooth data and/or FM data may be processed in theprocessor system 202 in accordance with time multiplexing schedule or arrangement. -
FIG. 3 is a block diagram of an exemplary FM core and PTU for processing RDS and digital audio data, in accordance with an embodiment of the invention. Referring toFIG. 3 , there is shown a more detailed portion of thesingle chip 200 described inFIGS. 2A-2B . The portion of thesingle chip 200 shown inFIG. 3 comprises theFM core 208, thememory 212, theCPU 210, and thecommon bus 201. Also shown are portions of thePTU 204 comprising aninterface multiplexer 310, a universal peripheral interface (UPI) 304, abus master interface 302, a digitalaudio interface controller 306, an I2S interface block 308, and an I2C interface block 312. TheFM core 208 may comprise an FM/MPX demodulator anddecoder 317, arate adaptor 314, abuffer 316, an RDS/RBDS demodulator anddecoder 318, and a control registers block 322. Narrowly spaced hashed arrows as illustrated by theflow arrow 332 show the flow of digital audio data. Broadly spaced hashed arrows as illustrated by theflow arrow 334 show the flow of RDS/RBDS data. Clear or blank arrows, as illustrated by thedual flow arrow 336, show the flow of control data. - The FM/MPX demodulator and
decoder 317 may comprise suitable logic, circuitry, and/or code that may enable processing of FM and/or FM MPX stereo audio, for example. The FM/MPX demodulator anddecoder 317 may demodulate and/or decode audio signals that may be transferred to therate adaptor 314. The FM/MPX demodulator anddecoder 317 may demodulate and/or decode signals that may be transferred to the RDS/RBDS demodulator anddecoder 318. Therate adaptor 314 may comprise suitable logic, circuitry, and/or code that may enable controlling the rate of the FM data received from the FM/MPX demodulator anddecoder 317. Therate adaptor 314 may comprise suitable logic, circuitry, and/or code that may enable controlling the rate of the FM data received by theFM core 208. Therate adaptor 314 may adapt the output sampling rate of the audio paths to the sampling clock of the host device or the rate of a remote device when a digital audio interface is used to transport the FM data. An initial rough estimate of the adaptation fractional change may be made and the estimate may then refined by monitoring the ratio of reading and writing rates and/or by monitoring the level of the audio samples in the output buffer. The rate may be adjusted in a feedback manner such that the level of the output buffer is maintained. Therate adaptor 314 may receive a strobe or pull signal from the digitalaudio interface controller 306, for example. Audio FM data from therate adaptor 314 may be transferred to thebuffer 316. - The
buffer 316 may comprise suitable logic, circuitry, and/or code that may enable storage of digital audio data. Thebuffer 316 may receive a strobe or pull signal from the digitalaudio interface controller 306, for example. Thebuffer 316 may transfer digital audio data to the digitalaudio interface controller 306. The digitalaudio interface controller 306 may comprise suitable logic, circuitry, and/or code that may enable the transfer of digital audio data to thebus master interface 302 and/or the I2S interface block 308. The I2S interface 308 may comprise suitable logic, circuitry, and/or code that may enable transfer of the digital audio data to at least one device communicatively coupled to the single chip. The I2S interface 308 may communicate control data with thebus master interface 302. - The RDS/
RBDS decoder 318 may comprise suitable logic, circuitry, and/or code that may enable processing of RDS/RBDS data received by theFM core 208. The RDS/RBDS demodulator anddecoder 318 may comprise suitable logic, circuitry, and/or code that may enable processing of RDS/RBDS data from the FM/MPX demodulator anddecoder 317. The RDS/RBDS demodulator anddecoder 318 may provide further demodulation and/or decoding to data received from the FM/MPX demodulator anddecoder 317. The output of the RDS/RBDS decoder 318 may be transferred to theinterface multiplexer 310. Theinterface multiplexer 310 may comprise suitable logic, circuitry, and/or code that may enable the transfer of RDS/RBDS data to theUPI 304 and/or the I2C interface block 312. In this regard, theUPI 304 may generate a signal that indicates to theinterface multiplexer 310 the interface to select. The I2C interface 312 may comprise suitable logic, circuitry, and/or code that may enable transfer of the RDS/RBDS data to at least one device communicatively coupled to the single chip. The I2C interface 312 may also communicate control data between external devices to the single chip and theinterface multiplexer 310. In this regard, theinterface multiplexer 310 may communicate control data between the I2C interface 312, theUPI 304, and/or the control registers block 322 in theFM core 208. The control registers block 322 may comprise suitable logic, circuitry, and/or code that may enable the storage of register information that may be utilized to control and/or configure the operation of at least portions of theFM core 208. - The
UPI 304 may comprise suitable logic, circuitry, and/or code that may enable the transfer of digital audio data to thebus master interface 302 from theinterface multiplexer 310. TheUPI 304 may also enable the communication of control data between thebus master interface 302 and theinterface multiplexer 310. Thebus master interface 302 may comprise suitable logic, circuitry, and/or code that may enable communication of control data, digital audio data, and/or RDS/RBDS data between the portions of thePTU 204 shown inFIG. 3 and thecommon bus 201. Thebus master interface 302 may transfer digital audio data and/or RDS/RBDS data to thecommon bus 201. The RDS/RBDS data may be transferred to thememory 212, for example. In some instances, the RDS/RBDS data may be transferred to thememory 212 when theCPU 210 is in a stand-by or sleep mode. Thebus master interface 302 may push RDS/RBDS data into a buffer in thememory 212 or may pull RDS/RBDS data from a buffer in thememory 212, for example. The digital audio data may be transferred to theCPU 210 for processing, for example. TheCPU 210 may generate and/or receive control data that may be communicated with thePTU 204 and/or theFM core 208 via thecommon bus 201. - In one embodiment of the invention, the single chip with integrated FM and Bluetooth radios may implement a search algorithm that collects and stores data during scanning of the FM band. The single chip may determine whether there is music or speech in a detected channel. Moreover, the single chip may enable searching and finding 10 of the strongest stations, for example, and may rank them.
- In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may implement a search algorithm where the searches may be done based on specific criteria such as type of station or type of music, for example. The single chip may characterize each of the stations found based on the search.
- In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may enable turning OFF a voltage regulator to the FM radio when in BT-only mode or turning OFF voltage regulators to the Bluetooth radio and the FM radio when both Bluetooth and FM are not being used, for example. In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may enable extending the battery life in a handheld device by requiring that the single chip does not consume power until configured by the host. Moreover, there may not be a load on the system until the chip is powered down and/or the chip may not draw any current when powered down.
- In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may enable a digital filter that may combine de-emphasis, bass, and/or treble. The digital filter may have a programmable audio bandwidth, for example. In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may enable a power amplifier dynamical bypass for
Class 1 systems. In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may enable an antenna with an adjustable center frequency. - In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may enable Bluetooth coexistence with WLAN. In this regard, coexistence may be supported when radiation of energy is not greater than a certain threshold. In some cases, such threshold may be 90 dBm, for example. The coexistence may be implemented to minimize the amount of energy that flows from the Bluetooth radio to the WLAN radio, for example. In this regard, the single chip may utilize a guilty-by-association technique in order to identify WLAN interfering channels in the vicinity of a Bluetooth device. Because WLAN channels may deteriorate very rapidly in the presence of Bluetooth communication, the guilty-by-association technique may enable a fast determination or identification of which adaptive frequency hopping (AFH) channels to block in order to limit the effect of Bluetooth communication on WLAN channels. Channel measurement statistics may be collected in ‘bins’ of N MHz each where N=2, 3, 4, etc and condemn the entire bin as bad if any K of the channels in the bin was measured as bad. An example may be when K=1. Condemnation of the entire bin as bad, that is, guilty-by-association, may increase both the reliability as well as speed with a WLAN channels of contiguous 20˜22 MHz that may be blocked out in the AFH channel map. The use of techniques that modify the AFH channel map need not be limited to instances when a Bluetooth radio and an FM radio are integrated into a single chip. Modification of the AFH channel map may be applied to instances when Bluetooth applications are in coexistent operation with WLAN applications.
- The WLAN interfering channels may be detected by utilizing channel measurement statistics such as received signal strength indicator (RSSI) energy measurements and/or packet error rate (PER) measurements. PER measurements may include missing a packet due to synchronization errors, cyclic redundancy check (CRC) errors in decoding the header, and/or CRC errors in decoding the payload, for example. These measurements may be performed during the Bluetooth frame duration (1.25 ms) on the current Bluetooth channel or on channels different from the current Bluetooth channel.
- In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may enable a low noise FM phase-locked loop (PLL) that may minimize the 32 KHz clock noise and/or the large phase noise that may occur. In this regard, the FM PLL may utilize a narrow loop bandwidth, for example.
- In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may disable at least a portion of the analog circuitry in the FM radio and/or the Bluetooth radio when performing digital processing. Disabling analog circuitry provides a reduction in the amount of power consumed by the single chip.
- In another embodiment of the invention, the single chip with integrated FM and Bluetooth radios may be enabled to support high definition (HD) radio systems. In HD radio systems, the broadcasters may utilize digital signals to transmit existing analog AM and FM signals. In this regard, the analog AM and FM signals may be transmitted simultaneously and the use of digital channels may result in higher quality audio and a more robust signal. In first generation HD radio systems, services such as Main Program Service or Station Reference Service may be provided. Other services that may be supported for HD radio in the single chip may be requests for audio presentation of news, weather, entertainment, and/or stocks, for example. Additional services may comprise navigational products or applications, such as traffic information, for example, time-shifted listening, mobile commerce and advertisement, Internet-based broadcasts, and/or reading services for the visually impaired.
- In an exemplary embodiment of the invention, an FM receiver front-end may receive a combined signal, which may comprise an on frequency signal or a desired signal and an interfering signal. In some instances, neither the desired signal nor the interfering signal may be dominant. In other instances, the desired signal may be dominant but it may be characterized by a low signal-to-noise ratio (SNR) if the interfering signal is on the same band.
-
FIG. 4A is a graph illustrating an exemplary on frequency channel and a corresponding image channel, in accordance with an embodiment of the invention. Referring toFIG. 4A , thegraph 400 illustrates the location of a desiredfrequency channel 402 and acorresponding image channel 404. The desiredfrequency channel 402 may be centered at the intermediate frequency (IF) and thecorresponding image channel 404 may be centered at frequency (−IF). In instances where theimage channel 404 is detected, it may be rejected utilizing image rejection (IMR) techniques. In this regard, theimage channel 404 may be rejected by an IMR measure of 406. In an exemplary embodiment of the invention, a dynamically adjustable IF may be utilized to determine whether a particular frequency channel, such aschannel 404, comprise an image channel. A frequency error may be detected inchannel 404 and it may be determined thatchannel 404 comprises an image channel. In instances when a higher IF frequency is selected, the distance delta f 408, or Δf, may increase. - If delta f 408 increases, the
image channel 404 may move away, or may shift to the left. Consequently, if theimage channel 404 is detected and shifted by a determined offset, theimage channel 404 may be further suppressed by utilizing, for example, a band pass filter. In another embodiment of the invention, after theimage channel 404 is detected, high-side, low-side rejection may be utilized to flip theimage channel 404 from one side to the other. In this regard, a high and low local oscillator frequency may be utilized with the desiredfrequency channel 402 to flip thecurrent image channel 404 on the other side of the desiredsignal 402. The flipping of theimage channel 404 may result in the image channel rejection or a significant reduction of the image channel magnitude. - In one embodiment of the invention, delta f 408 may be very small and the desired
frequency channel 402 and theimage channel 404 may be located close to each other. In addition, neither the desiredfrequency channel 402 nor thecorresponding image channel 404 may be dominant. In this regard, it may be difficult to detect theimage channel 404 by utilizing an IF frequency that results in an offset of theimage channel 404. -
FIG. 4B is a graph illustrating a combined signal comprising two neighboring signals, in accordance with an embodiment of the invention. Referring toFIG. 4B ,graph 420 illustratessignals FM receiver 110 inFIG. 1B , may tune on a signal envelope or a combined signal comprising thesignals Signal 424 may comprise an on frequency or a desired signal, and signal 422 may comprise a separate interfering signal. Thesignal 422 may also comprise an image channel corresponding to the desiredsignal 424. - In one embodiment of the invention, the FM receiver may receive the combined
signal comprising signals signal 422. Interferingsignal 422 may be detected by determining fluctuations in power in the signal envelope by removing a DC component from the signal envelope and comparing the original signal envelope to the modified signal envelope. After the interferingsignal 422 is detected, the FM receiver may further process the received signal envelope to mitigate the effects of the interferingsignal 422. -
FIG. 5 is a graph illustrating a signal envelope, in accordance with an embodiment of the invention. Referring toFIG. 5 , thesignal envelope 510 may characterize a frequency beat between the twosignals signals DC levels signals signal envelope 510 of the twosine waves signal envelope 510 comprises an interfering signal by determining fluctuations in power in thesignal envelope 510 by removing theDC components original signal envelope 510 to the modified signal envelope. In this regard, the comparison may be used as an interference detector so that an FM receiver, for example, may lock on to the desired signal. -
FIG. 6 is a block diagram of an exemplary interference detection block utilizing magnitude measurements, in accordance with an embodiment of the invention. Referring toFIG. 6 , there is illustrated anexemplary FM radio 600. TheFM radio 600 may comprise aninterference detection block 601. Theinterference detection block 601 may comprise aCPU 620, a low-pass filter 604, a squared value determination block (SVDB) 606, magnitude determination blocks 612, a high-pass filter 610, and aninterference detector 618. - The low-
pass filter 604 may comprise suitable circuitry, logic, and/or code and may filter high frequencies from a receivedsignal envelope 602. TheSVDB 606 may comprise suitable circuitry, logic, and/or code and may enable receiving of a filtered signal and may perform a squared value operation. The high-pass filter 610 may comprise suitable circuitry, logic, and/or code and may enable removal of a DC component from a received signal envelope. The magnitude determination blocks 608 and 612 may comprise suitable circuitry, logic, and/or code and may determine a magnitude of a received signal. Theinterference detector block 618 may comprise suitable circuitry, logic, and/or code and may be enable detection of an interfering signal within a signal envelope, based on fluctuations in power and/or signal strength of a signal envelope and a modified signal envelope with a removed DC component. TheCPU 620 may comprise suitable circuitry, logic, and/or code and may coordinate processing tasks within theinterference detection block 601. - In operation, a
signal envelope 602 may be communicated to the low-pass filter 604. Thesignal envelope 602 may comprise a desired signal and an interfering signal, such assignals FIG. 4B . The low-pass filter 604 may filter the signal envelope and may communicate the filtered signal envelope to theSVDB 606 and themagnitude detection block 608. Themagnitude detection block 608 may measure themagnitude 614 of the receivedsignal envelope 602 and may communicate the measuredmagnitude 614 to theinterference detector block 618. - The
SVDB 606 may perform a squared value operation with the filtered signal envelope received from the low-pass filter 604. The high-pass filter 610 may filter the resulting signal envelope from the squared value operation. In this regard, the high-pass filter 610 may remove the DC component of the signal envelope received form theSVDB 606 to generate a modified signal envelope. The modified signal envelope may be communicated to themagnitude detection block 612 and the magnitude detection block may determine themagnitude 616 of the modified signal envelope. Themagnitude 616 may then be communicated to theinterference detector block 618. In an exemplary embodiment of the invention, theSVDB 606 may be replaced by an absolute value block that calculates an absolute value of an input signal. - The
interference detector block 618 may determine whether thesignal envelope 602 comprises an interfering signal utilizing thedetermined magnitudes interference detector block 618 may determine a ratio ofMagnitude 616
The determined ratio may then be compared to a threshold value. If the determined ratio
it may be determined that the receivedsignal envelope 602 comprises an interfering signal. -
FIG. 7 is a block diagram of an exemplary interference detection block utilizing received signal strength indicator (RSSI) measurements, in accordance with an embodiment of the invention. Referring toFIG. 7 , there is illustrated anexemplary FM radio 700. TheFM radio 700 may comprise aninterference detection block 701, a low-pass filter (LPF) 704, a rectangular-to-polar conversion block (RPCB) 706, and a received signal strength indicator (RSSI)detection block 708. Theinterference detection block 701 may comprise aCPU 720, an absolute value block (AVB) 711, anRSSI detection block 712, a high-pass filter (HPF) 710, anadder 722, and aninterference detector 718. - The
LPF 704 may comprise suitable circuitry, logic, and/or code and may filter high frequencies from a receivedsignal 702. The receivedsignal 702 may comprise, for example, a desired signal with frequency f1 and an interfering signal with a frequency f2. - The
RPCB 706 may comprise suitable circuitry, logic, and/or code and may be enabled to convert an in-phase (I) and a quadrature (Q) component of the low-pass filtered signal to anangle output 724 and amagnitude output 726. - The
AVB 711 may comprise suitable circuitry, logic, and/or code and may be enabled to receive a filtered signal and perform an absolute value operation. TheHPF 710 may comprise suitable circuitry, logic, and/or code and may enable removal of a DC component from a received signal. The RSSI determination blocks 708 and 712 may comprise suitable circuitry, logic, and/or code and may determine signal strength of a received signal. Theinterference detector block 718 may comprise suitable circuitry, logic, and/or code and may enable detection of an interfering signal within a signal envelope, based on fluctuations in power and/or signal strength of a signal envelope and a modified signal envelope with a removed DC component. TheCPU 720 may comprise suitable circuitry, logic, and/or code and may coordinate processing tasks within theinterference detection block 701. - In operation, a
signal 702 may be communicated to theLPF 704. Thesignal 702 may comprise a desired signal and an interfering signal, such assignals FIG. 4B . TheLPF 704 may filter the signal and may communicate the filtered signal to theRPCB 706. TheRPCB 706 may then generate amagnitude signal 726, which may be communicated to theRSSI determination block 708 and to theHPF 710. TheRSSI detection block 708 may measure the signal strength of the receivedsignal 702 and may communicate the measured signal strength, or RSSI (A) 714, to adder 722. - The resulting magnitude signal 726 may also be filtered by the
HPF 710. In this regard, theHPF 710 may remove the DC component of the magnitude signal 726 received form theRPCB 706 to generate a modified signal. The modified signal may be communicated to theAVB 711. TheAVB 711 may determine an absolute value of the communicated high-pass filtered signal to generate a modifiedsignal envelope 728. The modifiedsignal envelope 728 may be communicated to theRSSI detection block 712. TheRSSI detection block 712 may determine the signal strength, or RSSI (B) 716 of the modifiedsignal envelope 728. The RSSI (B) 716 may then be communicated to theadder 722. Theadder 722 may determine the difference (RSSI (B)−RSSI (A)) 730 and may calculate thedifference 730 to theinterference detector block 718. - The
interference detector block 718 may determine whether thesignal envelope 702 comprises an interfering signal utilizing the determined signal strength indicators RSSI (A) 714 and RSSI (B) 716. For example, theinterference detector block 718 may determine whether the difference (RSSI (B)−RSSI (A)) 730 is greater than a threshold value. If thedifference 730 is greater than the threshold value, it may be determined that the receivedsignal 702 comprises an interfering signal. - In instances when f1 and f2 are far apart, RSSI (A) 714 may be larger than RSSI (B) 716. In instances when f1 is close to f2, the values of RSSI (A) 714 and RSSI (B) 716 may be close to each other. In one embodiment of the invention, FM interference detection may be used in search algorithms used in FM radios. For example, the difference between RSSI (B) and RSSI (A) may be calculated for a plurality of tuning points during the search. A frequency channel may then be selected from a plurality of allocated FM channels based on a lowest difference between RSSI (B) and RSSI (A); as such lowest difference may indicate a lowest interfering signal.
-
FIG. 8 is a flow diagram that illustrates exemplary steps for selecting a particular combined signal from a plurality of combined signals, in accordance with an embodiment of the invention. Referring toFIGS. 6 and 8 , at 802, theinterference detector 618 may calculate a ratio of amagnitude 616 of a combined signal without a DC component and amagnitude 614 of the combined signal for each of a plurality of combined signals within a range of allocated FM channels. At 804, theFM radio 600 may detect fluctuations in power for the plurality of combinedsignals 602 within the range of allocated FM channels, based on the calculated ratios. At 806, theFM radio 600 may select a particular one of the plurality of combined signals based on the detected fluctuations in power. -
FIG. 9 is a flow diagram that illustrates exemplary steps for processing of signals, in accordance with an embodiment of the invention. Referring toFIGS. 6 and 9 , at 902, theLPF 604 within theFM radio 600 may low-pass filter asignal 602 comprising a combined signal within a range of allocated FM channels to generate a low-pass filtered signal envelope. The range of allocated FM channels may vary depending on location. For example, in the Unites States of America, the range of allocated FM channels is 88-108 MHz. Each channel in the range of allocated FM channels is spaced 100 KHz apart. - At 904, a squared value of the low-pass filtered signal may be determined by the
SVDB 606 to generate a squared signal. At 906, theHPF 610 may high-pass filter the squared signal to generate a high-pass filtered signal. At 908, theinterference detector 618 may detect fluctuation in power in thesignal 602 based on a ratio of amagnitude 616 of the high-pass filtered signal and amagnitude 614 of the low-pass filtered signal. - Accordingly, the present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in at least one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
- The present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods. Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
- While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.
Claims (30)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/286,950 US8811468B2 (en) | 2005-05-26 | 2005-11-22 | Method and system for FM interference detection and mitigation |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US68523905P | 2005-05-26 | 2005-05-26 | |
US11/286,950 US8811468B2 (en) | 2005-05-26 | 2005-11-22 | Method and system for FM interference detection and mitigation |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060269021A1 true US20060269021A1 (en) | 2006-11-30 |
US8811468B2 US8811468B2 (en) | 2014-08-19 |
Family
ID=37463369
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/286,950 Active 2026-07-05 US8811468B2 (en) | 2005-05-26 | 2005-11-22 | Method and system for FM interference detection and mitigation |
Country Status (1)
Country | Link |
---|---|
US (1) | US8811468B2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080220718A1 (en) * | 2001-09-14 | 2008-09-11 | Tsuneaki Sakamoto | Bluetooth Communication System for Drivers of Vehicules |
US20080299932A1 (en) * | 2007-05-25 | 2008-12-04 | Intel Corporation | Arrangements for narrow band interference detection |
EP2136489A1 (en) * | 2008-06-17 | 2009-12-23 | Harman Becker Automotive Systems GmbH | Method and device for detecting an interfering adjacent channel signal |
US7881688B1 (en) | 2006-09-29 | 2011-02-01 | Marvell International Ltd. | Method and apparatus for controlling a local oscillator |
EP2337231A1 (en) | 2009-12-21 | 2011-06-22 | ST-Ericsson (France) SAS | A process for performing near field communication (NFC) in an integrated circuit or package also including a FM receiver |
CN102779106A (en) * | 2011-05-10 | 2012-11-14 | 联发科技股份有限公司 | Method and device for performing serial transport communication |
US11134534B2 (en) * | 2017-10-23 | 2021-09-28 | Avago Technologies International Sales Pte. Limited | System on a chip with multiple cores |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI756593B (en) | 2019-12-05 | 2022-03-01 | 矽統科技股份有限公司 | Audio data processing circuit and audio data processing method |
Citations (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3605018A (en) * | 1968-09-13 | 1971-09-14 | Sylvania Electric Prod | Interference suppression in a receiver by envelope variation modulation |
US4223282A (en) * | 1978-05-16 | 1980-09-16 | U.S. Philips Corporation | Method of reducing interference components in a frequency modulated signal and device for carrying out said method |
US4498195A (en) * | 1982-03-05 | 1985-02-05 | Nippon Telegraph & Telephone Public Corporation | Radio interference detection device for use in a multi-channel access angle-modulation radio system |
US4561114A (en) * | 1983-02-08 | 1985-12-24 | Nippon Telegraph & Telephone Public Corporation | Cochannel interference measurement system |
US4569085A (en) * | 1982-03-11 | 1986-02-04 | U.S. Philips Corporation | Oscillator control circuit in an F.M. receiver |
US4792768A (en) * | 1987-11-06 | 1988-12-20 | Hewlett-Packard Company | Fast frequency settling signal generator utilizing a frequency locked-loop |
US5025784A (en) * | 1987-09-05 | 1991-06-25 | Harbin Polytechnic University | Apparatus and method for detecting and processing impedance rheogram |
US5119391A (en) * | 1990-01-16 | 1992-06-02 | Oki Electric Industry Co., Ltd. | Automatic frequency control circuit for coherent diversity reception |
US5212828A (en) * | 1989-12-15 | 1993-05-18 | Hitachi, Ltd. | Receiver apparatus |
US5469115A (en) * | 1994-04-28 | 1995-11-21 | Qualcomm Incorporated | Method and apparatus for automatic gain control in a digital receiver |
US5666275A (en) * | 1995-09-05 | 1997-09-09 | Kabushiki Kaisha Toshiba | Control system for power conversion system |
US5757858A (en) * | 1994-12-23 | 1998-05-26 | Qualcomm Incorporated | Dual-mode digital FM communication system |
US5821898A (en) * | 1995-03-13 | 1998-10-13 | Vaisala Oy | Codeless GPS positioning method and apparatus for such codeless positioning |
US5912926A (en) * | 1990-01-18 | 1999-06-15 | Norand Corporation | Method of and apparatus for controlling modulation of digital signals in frequency modulated transmissions |
US6215408B1 (en) * | 1999-01-22 | 2001-04-10 | Hydro-Quebec | Vibro-acoustic signature treatment process in high-voltage electromechanical switching system |
US20010022736A1 (en) * | 2000-02-25 | 2001-09-20 | Kentaro Suzuki | PWM Controlled power conversion device |
US6330432B1 (en) * | 1998-02-25 | 2001-12-11 | Nortel Networks Limited | Determining SIR in a communications system |
US6356519B1 (en) * | 1998-10-14 | 2002-03-12 | Alps Electric Co., Ltd. | Disk apparatus for moving head to center of target track in seek operation |
US20020030104A1 (en) * | 2000-09-12 | 2002-03-14 | Olympus Optical Co., Ltd. | Code reading apparatus, recording medium, electronic device, data transmission/reception system and data transmission/ reception method |
US20020149824A1 (en) * | 2001-02-27 | 2002-10-17 | Yves Beaulieu | Synchronization of an optical pulse stream with an electrical signal |
US6570897B1 (en) * | 1999-03-09 | 2003-05-27 | Fuji Photo Film Co., Ltd. | Wavelength conversion apparatus using semiconductor optical amplifying element for laser oscillation |
US20040204168A1 (en) * | 2003-03-17 | 2004-10-14 | Nokia Corporation | Headset with integrated radio and piconet circuitry |
US20040201415A1 (en) * | 2003-04-14 | 2004-10-14 | Shinji Amano | FM signal receiver and wireless communications device using same |
US20040224638A1 (en) * | 2003-04-25 | 2004-11-11 | Apple Computer, Inc. | Media player system |
US20050182983A1 (en) * | 2004-02-12 | 2005-08-18 | Via Technologies Inc. | Instantaneous frequency-based microprocessor power management |
US20050231375A1 (en) * | 2002-08-03 | 2005-10-20 | Kingston John E | Alarm signalling device and alarm system |
US20050238362A1 (en) * | 2004-04-21 | 2005-10-27 | Fujitsu Limited | Dispersion compensation quantity setting method, receiving terminal station, and wavelength-multiplexing optical transmission system |
US20050265498A1 (en) * | 2002-11-18 | 2005-12-01 | Bertram Gunzelmann | Suppression of adjacent channel interference by adaptive channel filtering in mobile radio receivers |
US20060111119A1 (en) * | 2003-08-12 | 2006-05-25 | Matsushita Electric Industrial Co., Ltd | Mobile terminal apparatus and transmission power control method |
-
2005
- 2005-11-22 US US11/286,950 patent/US8811468B2/en active Active
Patent Citations (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3605018A (en) * | 1968-09-13 | 1971-09-14 | Sylvania Electric Prod | Interference suppression in a receiver by envelope variation modulation |
US4223282A (en) * | 1978-05-16 | 1980-09-16 | U.S. Philips Corporation | Method of reducing interference components in a frequency modulated signal and device for carrying out said method |
US4498195A (en) * | 1982-03-05 | 1985-02-05 | Nippon Telegraph & Telephone Public Corporation | Radio interference detection device for use in a multi-channel access angle-modulation radio system |
US4569085A (en) * | 1982-03-11 | 1986-02-04 | U.S. Philips Corporation | Oscillator control circuit in an F.M. receiver |
US4561114A (en) * | 1983-02-08 | 1985-12-24 | Nippon Telegraph & Telephone Public Corporation | Cochannel interference measurement system |
US5025784A (en) * | 1987-09-05 | 1991-06-25 | Harbin Polytechnic University | Apparatus and method for detecting and processing impedance rheogram |
US4792768A (en) * | 1987-11-06 | 1988-12-20 | Hewlett-Packard Company | Fast frequency settling signal generator utilizing a frequency locked-loop |
US5212828A (en) * | 1989-12-15 | 1993-05-18 | Hitachi, Ltd. | Receiver apparatus |
US5119391A (en) * | 1990-01-16 | 1992-06-02 | Oki Electric Industry Co., Ltd. | Automatic frequency control circuit for coherent diversity reception |
US5912926A (en) * | 1990-01-18 | 1999-06-15 | Norand Corporation | Method of and apparatus for controlling modulation of digital signals in frequency modulated transmissions |
US5469115A (en) * | 1994-04-28 | 1995-11-21 | Qualcomm Incorporated | Method and apparatus for automatic gain control in a digital receiver |
US5757858A (en) * | 1994-12-23 | 1998-05-26 | Qualcomm Incorporated | Dual-mode digital FM communication system |
US5821898A (en) * | 1995-03-13 | 1998-10-13 | Vaisala Oy | Codeless GPS positioning method and apparatus for such codeless positioning |
US5666275A (en) * | 1995-09-05 | 1997-09-09 | Kabushiki Kaisha Toshiba | Control system for power conversion system |
US6603962B1 (en) * | 1998-02-25 | 2003-08-05 | Nortel Networks Limited | Determining doppler bandwidth of a received signal from a determined power of a signal |
US6330432B1 (en) * | 1998-02-25 | 2001-12-11 | Nortel Networks Limited | Determining SIR in a communications system |
US6356519B1 (en) * | 1998-10-14 | 2002-03-12 | Alps Electric Co., Ltd. | Disk apparatus for moving head to center of target track in seek operation |
US6215408B1 (en) * | 1999-01-22 | 2001-04-10 | Hydro-Quebec | Vibro-acoustic signature treatment process in high-voltage electromechanical switching system |
US6570897B1 (en) * | 1999-03-09 | 2003-05-27 | Fuji Photo Film Co., Ltd. | Wavelength conversion apparatus using semiconductor optical amplifying element for laser oscillation |
US20010022736A1 (en) * | 2000-02-25 | 2001-09-20 | Kentaro Suzuki | PWM Controlled power conversion device |
US20020030104A1 (en) * | 2000-09-12 | 2002-03-14 | Olympus Optical Co., Ltd. | Code reading apparatus, recording medium, electronic device, data transmission/reception system and data transmission/ reception method |
US20020149824A1 (en) * | 2001-02-27 | 2002-10-17 | Yves Beaulieu | Synchronization of an optical pulse stream with an electrical signal |
US20050231375A1 (en) * | 2002-08-03 | 2005-10-20 | Kingston John E | Alarm signalling device and alarm system |
US20050265498A1 (en) * | 2002-11-18 | 2005-12-01 | Bertram Gunzelmann | Suppression of adjacent channel interference by adaptive channel filtering in mobile radio receivers |
US20040204168A1 (en) * | 2003-03-17 | 2004-10-14 | Nokia Corporation | Headset with integrated radio and piconet circuitry |
US20040201415A1 (en) * | 2003-04-14 | 2004-10-14 | Shinji Amano | FM signal receiver and wireless communications device using same |
US20040224638A1 (en) * | 2003-04-25 | 2004-11-11 | Apple Computer, Inc. | Media player system |
US20060111119A1 (en) * | 2003-08-12 | 2006-05-25 | Matsushita Electric Industrial Co., Ltd | Mobile terminal apparatus and transmission power control method |
US20050182983A1 (en) * | 2004-02-12 | 2005-08-18 | Via Technologies Inc. | Instantaneous frequency-based microprocessor power management |
US20050238362A1 (en) * | 2004-04-21 | 2005-10-27 | Fujitsu Limited | Dispersion compensation quantity setting method, receiving terminal station, and wavelength-multiplexing optical transmission system |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080220718A1 (en) * | 2001-09-14 | 2008-09-11 | Tsuneaki Sakamoto | Bluetooth Communication System for Drivers of Vehicules |
US7907975B2 (en) * | 2001-09-14 | 2011-03-15 | Honda Access Corporation | Bluetooth communication system for drivers of vehicles |
US7881688B1 (en) | 2006-09-29 | 2011-02-01 | Marvell International Ltd. | Method and apparatus for controlling a local oscillator |
US20080299932A1 (en) * | 2007-05-25 | 2008-12-04 | Intel Corporation | Arrangements for narrow band interference detection |
US8855592B2 (en) * | 2007-05-25 | 2014-10-07 | Intel Corporation | Arrangements for narrow band interference detection |
EP2136489A1 (en) * | 2008-06-17 | 2009-12-23 | Harman Becker Automotive Systems GmbH | Method and device for detecting an interfering adjacent channel signal |
WO2011076385A1 (en) * | 2009-12-21 | 2011-06-30 | St-Ericsson Sa | A process for performing near field communication (nfc) in an integrated circuit or package also including a fm receiver |
US20130045679A1 (en) * | 2009-12-21 | 2013-02-21 | St-Ericsson Sa | Process for performing near field communication (nfc) in an integrated circuit or package also including a fm receiver |
JP2013515412A (en) * | 2009-12-21 | 2013-05-02 | エスティー‐エリクソン、ソシエテ、アノニム | Process for performing near field communication (NFC) in an integrated circuit or package that also includes an FM receiver |
EP2337231A1 (en) | 2009-12-21 | 2011-06-22 | ST-Ericsson (France) SAS | A process for performing near field communication (NFC) in an integrated circuit or package also including a FM receiver |
US9112546B2 (en) * | 2009-12-21 | 2015-08-18 | St-Ericsson Sa | Process for performing near field communication (NFC) in an integrated circuit or package also including a FM receiver |
CN102779106A (en) * | 2011-05-10 | 2012-11-14 | 联发科技股份有限公司 | Method and device for performing serial transport communication |
US11134534B2 (en) * | 2017-10-23 | 2021-09-28 | Avago Technologies International Sales Pte. Limited | System on a chip with multiple cores |
Also Published As
Publication number | Publication date |
---|---|
US8811468B2 (en) | 2014-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7515935B2 (en) | Method and system for flexible FM tuning | |
US8285205B2 (en) | Method and system for a single chip integrated Bluetooth and FM transceiver and baseband processor | |
US8116401B2 (en) | Method and system for digital spur cancellation | |
US7706836B2 (en) | Method and system for a radio data system (RDS) demodulator for a single chip integrated bluetooth and frequency modulation (FM) transceiver and baseband processor | |
US8503929B2 (en) | Method and system for routing FM data to a bluetooth enabled device via a bluetooth link | |
US8428512B2 (en) | Method and system for sharing a Bluetooth processor for FM functions | |
US20080232523A1 (en) | Method And System For Mixing A Plurality Of Audio Sources In An FM Transmitter | |
US8811468B2 (en) | Method and system for FM interference detection and mitigation | |
US20060268965A1 (en) | Method and system for RDS decoder for single chip integrated Bluetooth and FM transceiver and baseband processor | |
US8175543B2 (en) | Method and system for wireless communication using integrated clock generation for bluetooth and FM transmit and FM receive functions | |
US20080233876A1 (en) | Method and system for sharing an audio processor in an integrated fm radio and bluetooth system | |
US7869779B2 (en) | Method and system for processing channels in a FM communication system | |
US7792498B2 (en) | Apparatus for and method of automatic radio link establishment | |
US20060280270A1 (en) | Method and system for FM communication | |
US20060223467A1 (en) | Method and device for low-power FM transmission of audio data to RDS (Radio Data System) capable FM radio receiver | |
US20140094132A1 (en) | Methods and arrangements for low power active radio reception | |
US8064949B2 (en) | Method and system for bluetooth and FM radio communication | |
TWI389463B (en) | Method and system for a single chip intergrated bluetooth and fm transceiver and baseband processor | |
EP2764627A2 (en) | Increasing computational efficiency in digital/analog radios | |
CN110769346B (en) | Earphone system with FM function | |
US20070298833A1 (en) | Method and System for Frequency Conversion for Bluetooth and FM | |
US10419955B1 (en) | Apparatus and methods for radio channel background search |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IBRAHIM, BRIMA;LETTIERI, PAUL;SIGNING DATES FROM 20051121 TO 20051122;REEL/FRAME:017233/0032 Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IBRAHIM, BRIMA;LETTIERI, PAUL;REEL/FRAME:017233/0032;SIGNING DATES FROM 20051121 TO 20051122 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA N.A., AS COLLATERAL AGENT;REEL/FRAME:040192/0701 Effective date: 20160930 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:040569/0572 Effective date: 20160930 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE THE ADD OMITTED PAGE 6 OF 22 TO THE ASSIGNMENT AGREEMENT PREVIOUSLY RECORDED AT REEL: 040569 FRAME: 0572. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:042108/0597 Effective date: 20160930 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;NXP USA, INC.;REEL/FRAME:042525/0001 Effective date: 20161107 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |