US20060263957A1 - Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom - Google Patents
Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom Download PDFInfo
- Publication number
- US20060263957A1 US20060263957A1 US11/413,073 US41307306A US2006263957A1 US 20060263957 A1 US20060263957 A1 US 20060263957A1 US 41307306 A US41307306 A US 41307306A US 2006263957 A1 US2006263957 A1 US 2006263957A1
- Authority
- US
- United States
- Prior art keywords
- thin film
- silicon thin
- amorphous silicon
- metal
- polycrystalline silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 110
- 229910021417 amorphous silicon Inorganic materials 0.000 title claims abstract description 88
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 88
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 77
- 239000002184 metal Substances 0.000 title claims abstract description 65
- 238000002425 crystallisation Methods 0.000 title claims abstract description 45
- 230000008025 crystallization Effects 0.000 title claims abstract description 45
- 238000000034 method Methods 0.000 claims abstract description 73
- 238000005247 gettering Methods 0.000 claims abstract description 46
- 238000010438 heat treatment Methods 0.000 claims abstract description 14
- 239000000463 material Substances 0.000 claims description 27
- 150000001875 compounds Chemical class 0.000 claims description 12
- 229910052759 nickel Inorganic materials 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 9
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 6
- 229910052698 phosphorus Inorganic materials 0.000 claims description 6
- 239000011574 phosphorus Substances 0.000 claims description 6
- 229910052756 noble gas Inorganic materials 0.000 claims description 5
- 239000005360 phosphosilicate glass Substances 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- 238000005229 chemical vapour deposition Methods 0.000 claims description 3
- 229910052804 chromium Inorganic materials 0.000 claims description 3
- 239000011521 glass Substances 0.000 claims description 3
- 229910052737 gold Inorganic materials 0.000 claims description 3
- 230000000977 initiatory effect Effects 0.000 claims description 3
- 239000000203 mixture Substances 0.000 claims description 3
- 229910052763 palladium Inorganic materials 0.000 claims description 3
- 238000004544 sputter deposition Methods 0.000 claims description 3
- 238000000137 annealing Methods 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 2
- 229920000642 polymer Polymers 0.000 claims description 2
- 229910001220 stainless steel Inorganic materials 0.000 claims description 2
- 239000010935 stainless steel Substances 0.000 claims description 2
- 238000000151 deposition Methods 0.000 claims 6
- 150000002739 metals Chemical class 0.000 claims 1
- 230000001939 inductive effect Effects 0.000 abstract description 7
- 230000006911 nucleation Effects 0.000 abstract description 3
- 238000010899 nucleation Methods 0.000 abstract description 3
- 230000015572 biosynthetic process Effects 0.000 abstract description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 16
- 239000010408 film Substances 0.000 description 8
- 239000012212 insulator Substances 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 5
- XUIMIQQOPSSXEZ-RNFDNDRNSA-N silicon-32 atom Chemical compound [32Si] XUIMIQQOPSSXEZ-RNFDNDRNSA-N 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000013459 approach Methods 0.000 description 3
- 238000011109 contamination Methods 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000001393 microlithography Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000002210 silicon-based material Substances 0.000 description 2
- 229920001621 AMOLED Polymers 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 239000003054 catalyst Substances 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000135 prohibitive effect Effects 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1277—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using a crystallisation promoting species, e.g. local introduction of Ni catalyst
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02672—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using crystallisation enhancing elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
Definitions
- the present invention relates to the crystallization of amorphous silicon, in particular by way of metal-induced crystallization, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom.
- TFTs Thin film transistors
- active-matrix liquid-crystal displays active-matrix organic light emitting diode displays
- active-matrix e-ink electronic books active-matrix image sensors.
- TFTs based on amorphous silicon suffer from low operating speed and lack of a p-type device, making it difficult to realize peripheral circuits. There is a drive to switch to polycrystalline silicon devices obtained from amorphous silicon.
- amorphous-silicon-based TFTs for smaller area, higher information-content displays, it is recognized that polycrystalline-silicon-based, rather than amorphous-silicon-based, TFTs must be used.
- Polycrystalline-silicon-based devices can also be used in the fabrication of 3-dimensional integrated circuits. The traditional approach of increasing device density is to improve micro-lithography resolution, the cost of doing which is becoming increasingly prohibitive. An alternative to achieving higher device density is to stack polycrystalline-silicon-based devices of more relaxed lateral dimensions on top of single-crystal devices, potentially at a much reduced micro-lithography cost.
- Polycrystalline silicon obtained by conventional low-pressure chemical vapor deposition suffers from relatively high process temperatures (620-650° C.) and poor material quality. Quality can be improved using high temperature annealing (above 1000° C.). However, this is only possible for much more expensive quartz substrates but not for inexpensive glass substrates.
- MIC metal-induced crystallization
- Conventional MIC calls for the introduction of a minimum amount of metal elements, necessary for the nucleation and growth of polycrystalline silicon from amorphous silicon, at a temperature between 400° C. to 600′.
- metal silicide Led by nodules of metal silicide at the crystallization front, elongated grains of polycrystalline silicon grow from each crystal nucleus.
- a well defined collision interface containing a relatively large amount of metal residual, is formed.
- Such metal residual is considered a contaminant and degrades the performance of the devices on the resulting polycrystalline silicon thin film.
- MILC metal-induced lateral crystallization
- U.S. Pat. No. 6,551,907 issued on 22 Apr. 2003, to Hisashi Ohtani, and entitled “Metal-gettering method used in the manufacture of crystalline-Si TFT”, proposes using a nickel-containing phosphosilicate glass layer, from which nickel is introduced to enhance crystallization at a low temperature. After crystallization, at a higher temperature, phosphorus is diffused out and getters the nickel.
- the presence of the bottom gettering layer and nickel gettered into it may affect the material quality and the characteristics of the devices built on the resulting polycrystalline silicon. Additionally, the gettering layer necessarily becomes part of the device.
- the present invention allows the introduction of a sufficient amount of metal elements to nucleate MIC, while providing a technique for removing some of the metal elements during the subsequent crystallization heat treatment. Consequently, the quality of the resulting polycrystalline silicon is improved and the amount of residual metal elements is reduced.
- Removal of metal elements during the crystallization heat treatment is made possible by the introduction of a metal-gettering thin film, in situ, prior to completion of the crystallization heat treatment during MIC. This removes a controlled amount of metal elements in-situ, during the growth of the polycrystalline silicon grains.
- the present invention provides a technique of large-area crystallization, but with reduced metal contamination and improved device performance while retaining the advantage of a reduced process time.
- crystallization-inducing metal elements are introduced onto an amorphous silicon thin film.
- a first, low-temperature, heat-treatment induces nucleation of metal-induced crystallization (MIC), resulting in the formation of small polycrystalline silicon “islands”.
- a metal-gettering layer is formed on the resulting partially crystallized thin film.
- a second, low-temperature, heat-treatment completes the MIC process, whilst gettering metal elements from the partially crystallized thin film. The process results in the desired polycrystalline silicon thin film.
- the present invention provides a method of forming a polycrystalline silicon thin film.
- An amorphous silicon thin film is partially crystallized.
- Metal-gettering material is deposited on the partially crystallized amorphous silicon thin film.
- the partially crystallized amorphous silicon thin film is then further crystallized into a polycrystalline silicon thin film.
- the invention also covers polycrystalline silicon thin films produced by such methods and devices, such as TFTs using such polycrystalline silicon thin films.
- FIG. 1 is a flowchart indicating the basic steps of a process which embodies a first exemplary embodiment of the invention
- FIG. 2 is a flowchart indicating an exemplary set of component steps in the initiating step 100 of FIG. 1 ;
- FIG. 3 is a schematic, known cross-section of an amorphous silicon thin film deposited on a substrate covered with an insulator
- FIG. 4 is a schematic cross-section of the structure of FIG. 3 , on which a crystallization-inducing metal layer has been formed;
- FIG. 5 is a schematic cross-section of the structure of FIG. 4 after partial crystallization
- FIG. 6 is a schematic top plan view showing the distribution of discontinuous polycrystalline silicon “islands” in the partially crystallized layer shown in FIG. 5 ;
- FIG. 7 is a flowchart indicating an exemplary set of component steps in the crystallization completion and metal removal step 200 of FIG. 1 ;
- FIG. 8 is a schematic cross-section of the structure of FIG. 6 with a metal-gettering layer deposited on the partially crystallized thin film;
- FIGS. 9A and 9B are schematic cross-sections of the structure of FIG. 8 , during a second heat-treatment
- FIG. 11 is a flowchart of steps used in an exemplary process for making a TFT using a polycrystalline silicon film
- FIG. 12 is a schematic cross-section of a partially completed transistor.
- FIG. 13 is a schematic cross-section of the completed transistor.
- FIG. 1 is a flowchart indicating the basic steps of a process which embodies a first exemplary embodiment of the invention.
- step 100 crystallization of an amorphous silicon thin film is initiated to provide a partially crystallized amorphous silicon thin film.
- step 200 metal elements in the partially crystallized amorphous silicon thin film are removed and the crystallization of the amorphous silicon thin film is completed (to the extent required).
- FIG. 2 is a flowchart indicating an exemplary set of component steps in the initiating step 100 of FIG. 1 .
- the amorphous silicon thin film is first provided, in step 102 . It may be pre-formed prior to the present process or formed as an initial part of the present process in any known way. For example it may be formed at a low temperature, between about 150° C. to about 600° C., using any of a variety of techniques including but not limited to sputtering, evaporation, low-pressure thermal or plasma-enhanced chemical vapor deposition, etc.
- FIG. 3 is a schematic, known cross-section of an amorphous silicon thin film 10 deposited on a substrate 12 covered with an insulator 14 .
- the amorphous silicon thin film 10 is typically about 10 nm to about 3000 nm thick, preferably about 10 nm to about 1000 nm thick.
- the substrate 12 is typically one of high temperature polymer, glass, stainless steel, polycrystalline silicon or single-crystal silicon optionally containing pre-fabricated conventional integrated circuits.
- the insulator 14 is a buffer layer capable of withstanding process temperatures above about 450° C., preferably up to at least about 650° C., for an extended period of time. This is typically silicon oxide, silicon oxynitride or silicon nitride.
- a crystallization-inducing metal or metal-containing compound layer is formed on one or more exposed regions of the amorphous silicon thin film 10 .
- the thin film of metal or metal-containing compound is typically about 0.1 nm to about 10 nm thick. Suitable materials include nickel or mixtures of nickel, or any of Cr, Pd, Ti, Mo, Al and Au or mixtures of these.
- the purpose of this metal or metal-containing compound layer is to introduce metal elements into the amorphous silicon thin film to initiate crystallization. Suitable methods for forming the metal or metal-containing compound layer include electron-beam evaporation, sputtering, chemical vapor deposition, ion implantation and immersing the substrate in a solution containing metal elements.
- FIG. 4 is a schematic cross-section of the structure of FIG. 3 , on which a crystallization-inducing metal element or metal element containing compound layer 20 has been formed.
- step 106 of FIG. 2 crystallization is initiated and the amorphous silicon thin film 10 is partially crystallized.
- it is by way of a first heat-treatment process, using metal-induced crystallization, for example at a temperature between about 400° C. and about 650° C. in a conventional furnace with an inert atmosphere.
- the length of this step depends on the process temperature. For example, at about 550-590° C., it might last for about 1 to 3 hours.
- the crystallization is initiated by the crystallization-inducing metal or metal-containing compound layer 20 . No more than 80% of the initial amorphous silicon area is generally crystallized in this step.
- FIG. 5 is a schematic cross-section of the structure of FIG. 4 after the partial crystallization process, step 106 of FIG. 2 .
- Metal from the metal element or metal element-containing layer 20 diffuses into the amorphous silicon thin film during the partial crystallization step.
- the amorphous silicon thin film is now a partially crystallized layer 30 of amorphous silicon 32 , interspersed with discontinuous polycrystalline silicon “islands” 34 , with metal elements 36 diffused or dispersed in both the amorphous silicon 32 and polycrystalline silicon “islands” 34 , although especially at the fronts of the polycrystalline silicon “islands” 34 .
- FIG. 6 is a schematic top plan view showing the distribution of discontinuous polycrystalline silicon “islands” 34 in the partially crystallized layer 30 .
- the crystallization-inducing, metal-containing layer 20 , and metal elements in the amorphous silicon 32 are no longer needed and, according to the present invention, are at least partially removed in a further step after this first heat-treatment, step 106 of FIG. 2 .
- FIG. 7 is a flowchart indicating an exemplary set of component steps in the crystallization completion and metal removal step 200 of FIG. 1 .
- a metal-gettering material is deposited in a layer, in step 202 , on the partially crystallized thin film 30 produced by step 106 of the process of FIG. 2 and shown schematically in FIGS. 5 and 6 .
- Suitable materials for the metal-gettering layer include phosphosilicate glass, phosphorus or noble gas doped germanium, phosphorus or noble gas doped amorphous and polycrystalline silicon.
- the gettering material layer is typically about 10 nm to about 1000 nm thick.
- the gettering material is deposited on top of the partially crystallized thin film 30 . It could be introduced within the amorphous silicon film but that is often not preferred because the gettering agent may change the properties of the resulting polycrystalline silicon. A bottom gettering layer is also not preferred because its presence may have a material effect on the characteristics of the devices built on the resulting polycrystalline silicon.
- FIG. 8 is a schematic cross-section of the structure of FIG. 6 with a metal-gettering layer 40 deposited on the partially crystallized thin film 30 .
- a second heat-treatment process occurs to complete the crystallization of the partially crystallized thin film 30 of FIG. 8 .
- metal elements within the partially crystallized amorphous silicon layer 30 and any remaining metal elements from the metal element or metal element containing compound layer 20 are gettered from both the polycrystalline silicon and amorphous silicon by the gettering material 40 .
- the gettering rate is generally higher at the crystallization fronts, because of the higher metal concentrations.
- FIGS. 9A and 9B are schematic cross-sections of the structure of FIG. 8 , during the second heat-treatment process, of step 204 of FIG. 7 , at different times during the process.
- Metal elements within the partially crystallized amorphous silicon layer 30 are gettered out of the polycrystalline silicon portions 34 by the gettering layer 40 as the polycrystalline silicon “islands” 34 grow ( FIG. 9A ).
- the polycrystalline silicon “islands” 34 grow such that the regions of amorphous silicon 32 become islands within a layer of polycrystalline silicon, in FIG. 9B .
- the islands of amorphous silicon 32 disappear and only polycrystalline silicon remains. The time taken depends on the process temperature and the amount of metal to be removed.
- the process is a controlled process, controlling the final result.
- the present invention removes metal elements from the silicon, more metal elements than in the prior art may be diffused in initially.
- the gettering layer 40 is removed, for example using a buffered oxide etchant, e.g. HF-containing solutions, for about 1 min at room temperature for about 700 nm PSG.
- a buffered oxide etchant e.g. HF-containing solutions
- the resulting metal-induced crystallized polycrystalline silicon film 50 is shown in schematic cross-section in FIG. 10 .
- a buffered oxide etchant e.g. HF-containing solutions
- the above-described exemplary process forms high-quality, large-area polycrystalline silicon thin films by metal-induced crystallization of amorphous silicon. There is large-area crystallization, but with reduced metal contamination and improved device performance while retaining the advantage of a reduced process time by removing a controlled amount of metal elements in-situ during the growth of the polycrystalline silicon grains.
- the metal is diffused into the amorphous silicon layer during the initial crystallization step, it does not have to be.
- the amorphous silicon can be formed with the metal already diffused therein.
- the metal can be diffused into the amorphous silicon by way of implantation.
- FIG. 111 is a flowchart of steps used in an exemplary process for making a TFT using the polycrystalline silicon film provided, for example, according to the above described process.
- FIG. 12 is a schematic cross-section of the partially completed transistor and
- FIG. 13 is a schematic cross-section of the completed transistor.
- the polycrystalline silicon film is etched down to a suitable active layer region 60 , step 302 .
- a gate-insulator layer 62 is formed above and around the active layer 60 , step 304 , for instance using silicon oxide, silicon oxynitride or silicon nitride.
- a gate electrode 64 is formed on the gate-insulator 62 , above the middle of the active layer region 60 (but not covering all of it), step 306 .
- a source region 66 and a drain region 68 are formed by heavily doping the active layer with impurities 70 , step 308 , except for the channel region 72 , in between the source region 66 and drain region 68 , which is masked by the gate electrode 64 .
- An insulator layer 74 is deposited on top of the gate-insulator layer 62 and gate electrode 64 , step 310 . Contact holes are opened to the gate electrode 64 , source region (now electrode) 66 and drain region (now electrode) 68 , step 312 . Metal interconnects 76 are deposited on the three electrodes and patterned, step 314 . The manufacture of the transistor, once the polycrystalline silicon has been formed, uses conventional techniques.
- the polycrystalline silicon of the present invention is not limited thereto but can be used for other purposes too.
Abstract
Description
- This application claims priority under 35 U.S.C. §119 to U.S. Provisional Application No. 60/675,300, filed Apr. 28, 2005, which is herein incorporated by reference in its entirety.
- The present invention relates to the crystallization of amorphous silicon, in particular by way of metal-induced crystallization, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom.
- Thin film transistors (TFTs) are used in the construction of active-matrix liquid-crystal displays, active-matrix organic light emitting diode displays, active-matrix e-ink electronic books and active-matrix image sensors. TFTs based on amorphous silicon suffer from low operating speed and lack of a p-type device, making it difficult to realize peripheral circuits. There is a drive to switch to polycrystalline silicon devices obtained from amorphous silicon.
- Further, whilst large-area flat-panel liquid-crystal displays can use amorphous-silicon-based TFTs, for smaller area, higher information-content displays, it is recognized that polycrystalline-silicon-based, rather than amorphous-silicon-based, TFTs must be used. Polycrystalline-silicon-based devices can also be used in the fabrication of 3-dimensional integrated circuits. The traditional approach of increasing device density is to improve micro-lithography resolution, the cost of doing which is becoming increasingly prohibitive. An alternative to achieving higher device density is to stack polycrystalline-silicon-based devices of more relaxed lateral dimensions on top of single-crystal devices, potentially at a much reduced micro-lithography cost.
- Polycrystalline silicon obtained by conventional low-pressure chemical vapor deposition suffers from relatively high process temperatures (620-650° C.) and poor material quality. Quality can be improved using high temperature annealing (above 1000° C.). However, this is only possible for much more expensive quartz substrates but not for inexpensive glass substrates.
- One popular method currently used to form polycrystalline silicon from amorphous silicon is metal-induced crystallization (MIC). Conventional MIC calls for the introduction of a minimum amount of metal elements, necessary for the nucleation and growth of polycrystalline silicon from amorphous silicon, at a temperature between 400° C. to 600′. Led by nodules of metal silicide at the crystallization front, elongated grains of polycrystalline silicon grow from each crystal nucleus. When the crystallization fronts from neighboring nuclei collide, a well defined collision interface, containing a relatively large amount of metal residual, is formed. Such metal residual is considered a contaminant and degrades the performance of the devices on the resulting polycrystalline silicon thin film.
- Two of the more popular approaches to MIC are (1) blanket metal coverage leading to the crystallization of a large area within a short process time and (2) localized metal coverage leading to metal-induced lateral crystallization (MILC), requiring a long process time. For lower residual metal contamination and better device performance, MILC is presently preferred, though at the expense of a significantly longer process time.
- Attempts have been made to reduce the amount of residual metal in polycrystalline silicon after it has been produced.
- U.S. Pat. No. 6,821,828, issued on 23 Nov. 2004, to Mitsuhiro Ichijo, Taketomi Asami and Noriyoshi Suzuki, and entitled “Method of manufacturing a semiconductor device”, proposes performing metal-gettering after an MILC process, using a further amorphous silicon layer containing a noble gas.
- U.S. Pat. No. 6,664,144, issued on 16 Dec. 2003, to Setsuo Nakajima and Hisashi Ohtani, and entitled “Method of forming a semiconductor device using a group XV element for gettering by means of infrared light”, proposes performing metal-gettering after an MILC process, using a further amorphous silicon layer doped with phosphorus.
- U.S. Pat. No. 6,551,907, issued on 22 Apr. 2003, to Hisashi Ohtani, and entitled “Metal-gettering method used in the manufacture of crystalline-Si TFT”, proposes using a nickel-containing phosphosilicate glass layer, from which nickel is introduced to enhance crystallization at a low temperature. After crystallization, at a higher temperature, phosphorus is diffused out and getters the nickel.
- U.S. Pat. No. 6,465,287, issued on 15 Oct. 2002, to Shunpei Yamazaki, Satoshi Teramoto, Jun Koyama, Yasushi Ogata, Masahiko Hayakawa and Mitsuaki Osame, and entitled “Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization”, proposes performing a metal-gettering process, in an oxidation atmosphere containing halogen element, to MILC produced polycrystalline silicon, which consumes part of the polycrystalline silicon. This is undesirable for very thin films of polycrystalline silicon.
- These four patents propose performing MILC and a gettering process one after the other, which will obviously lengthen the total process time.
- US patent application publication 2002/0,192,884, published on 19 Dec. 2002, in the names of Chang, Ting-Chang and Chen, Ching-Wei, and entitled “Method for forming thin film transistor with reduced metal impurities”, proposes transforming amorphous silicon into polycrystalline silicon after it has already been patterned into source, drain and channel regions, with a gate insulating layer and a gate electrode atop the channel region and the source and drain regions heavily doped. The amorphous silicon film is deposited on a gettering layer. A nickel layer is deposited on top of the source and drain regions, the gate insulating layer and the gate electrode. The amorphous silicon is then crystallized, the source and drain regions by MIC and the channel region by MILC. During the crystallization process, nickel is gettered into the underneath gettering layer.
- The presence of the bottom gettering layer and nickel gettered into it may affect the material quality and the characteristics of the devices built on the resulting polycrystalline silicon. Additionally, the gettering layer necessarily becomes part of the device.
- The present invention allows the introduction of a sufficient amount of metal elements to nucleate MIC, while providing a technique for removing some of the metal elements during the subsequent crystallization heat treatment. Consequently, the quality of the resulting polycrystalline silicon is improved and the amount of residual metal elements is reduced.
- Removal of metal elements during the crystallization heat treatment is made possible by the introduction of a metal-gettering thin film, in situ, prior to completion of the crystallization heat treatment during MIC. This removes a controlled amount of metal elements in-situ, during the growth of the polycrystalline silicon grains.
- Thus the present invention provides a technique of large-area crystallization, but with reduced metal contamination and improved device performance while retaining the advantage of a reduced process time.
- According to one aspect of the invention, crystallization-inducing metal elements are introduced onto an amorphous silicon thin film. A first, low-temperature, heat-treatment induces nucleation of metal-induced crystallization (MIC), resulting in the formation of small polycrystalline silicon “islands”. A metal-gettering layer is formed on the resulting partially crystallized thin film. A second, low-temperature, heat-treatment completes the MIC process, whilst gettering metal elements from the partially crystallized thin film. The process results in the desired polycrystalline silicon thin film.
- According to another aspect, the present invention provides a method of forming a polycrystalline silicon thin film. An amorphous silicon thin film is partially crystallized. Metal-gettering material is deposited on the partially crystallized amorphous silicon thin film. The partially crystallized amorphous silicon thin film is then further crystallized into a polycrystalline silicon thin film.
- The invention also covers polycrystalline silicon thin films produced by such methods and devices, such as TFTs using such polycrystalline silicon thin films.
- The fabrication of high quality polycrystalline silicon material, polycrystalline silicon films and semiconductor device formed using such polycrystalline silicon material is further described by way of non-limitative example, with reference to the accompanying drawings, in which:
-
FIG. 1 is a flowchart indicating the basic steps of a process which embodies a first exemplary embodiment of the invention; -
FIG. 2 is a flowchart indicating an exemplary set of component steps in the initiatingstep 100 ofFIG. 1 ; -
FIG. 3 is a schematic, known cross-section of an amorphous silicon thin film deposited on a substrate covered with an insulator; -
FIG. 4 is a schematic cross-section of the structure ofFIG. 3 , on which a crystallization-inducing metal layer has been formed; -
FIG. 5 is a schematic cross-section of the structure ofFIG. 4 after partial crystallization; -
FIG. 6 is a schematic top plan view showing the distribution of discontinuous polycrystalline silicon “islands” in the partially crystallized layer shown inFIG. 5 ; -
FIG. 7 is a flowchart indicating an exemplary set of component steps in the crystallization completion andmetal removal step 200 ofFIG. 1 ; -
FIG. 8 is a schematic cross-section of the structure ofFIG. 6 with a metal-gettering layer deposited on the partially crystallized thin film; -
FIGS. 9A and 9B are schematic cross-sections of the structure ofFIG. 8 , during a second heat-treatment; -
FIG. 11 is a flowchart of steps used in an exemplary process for making a TFT using a polycrystalline silicon film; -
FIG. 12 is a schematic cross-section of a partially completed transistor; and -
FIG. 13 is a schematic cross-section of the completed transistor. -
FIG. 1 is a flowchart indicating the basic steps of a process which embodies a first exemplary embodiment of the invention. Instep 100, crystallization of an amorphous silicon thin film is initiated to provide a partially crystallized amorphous silicon thin film. Instep 200, metal elements in the partially crystallized amorphous silicon thin film are removed and the crystallization of the amorphous silicon thin film is completed (to the extent required). -
FIG. 2 is a flowchart indicating an exemplary set of component steps in the initiatingstep 100 ofFIG. 1 . The amorphous silicon thin film is first provided, instep 102. It may be pre-formed prior to the present process or formed as an initial part of the present process in any known way. For example it may be formed at a low temperature, between about 150° C. to about 600° C., using any of a variety of techniques including but not limited to sputtering, evaporation, low-pressure thermal or plasma-enhanced chemical vapor deposition, etc. -
FIG. 3 is a schematic, known cross-section of an amorphous siliconthin film 10 deposited on asubstrate 12 covered with aninsulator 14. The amorphous siliconthin film 10 is typically about 10 nm to about 3000 nm thick, preferably about 10 nm to about 1000 nm thick. Thesubstrate 12 is typically one of high temperature polymer, glass, stainless steel, polycrystalline silicon or single-crystal silicon optionally containing pre-fabricated conventional integrated circuits. Theinsulator 14 is a buffer layer capable of withstanding process temperatures above about 450° C., preferably up to at least about 650° C., for an extended period of time. This is typically silicon oxide, silicon oxynitride or silicon nitride. - In
step 104 ofFIG. 2 , a crystallization-inducing metal or metal-containing compound layer is formed on one or more exposed regions of the amorphous siliconthin film 10. The thin film of metal or metal-containing compound is typically about 0.1 nm to about 10 nm thick. Suitable materials include nickel or mixtures of nickel, or any of Cr, Pd, Ti, Mo, Al and Au or mixtures of these. The purpose of this metal or metal-containing compound layer is to introduce metal elements into the amorphous silicon thin film to initiate crystallization. Suitable methods for forming the metal or metal-containing compound layer include electron-beam evaporation, sputtering, chemical vapor deposition, ion implantation and immersing the substrate in a solution containing metal elements. -
FIG. 4 is a schematic cross-section of the structure ofFIG. 3 , on which a crystallization-inducing metal element or metal element containingcompound layer 20 has been formed. - In
step 106 ofFIG. 2 , crystallization is initiated and the amorphous siliconthin film 10 is partially crystallized. In this preferred embodiment, it is by way of a first heat-treatment process, using metal-induced crystallization, for example at a temperature between about 400° C. and about 650° C. in a conventional furnace with an inert atmosphere. The length of this step depends on the process temperature. For example, at about 550-590° C., it might last for about 1 to 3 hours. The crystallization is initiated by the crystallization-inducing metal or metal-containingcompound layer 20. No more than 80% of the initial amorphous silicon area is generally crystallized in this step. -
FIG. 5 is a schematic cross-section of the structure ofFIG. 4 after the partial crystallization process, step 106 ofFIG. 2 . Metal from the metal element or metal element-containinglayer 20 diffuses into the amorphous silicon thin film during the partial crystallization step. The amorphous silicon thin film is now a partially crystallizedlayer 30 ofamorphous silicon 32, interspersed with discontinuous polycrystalline silicon “islands” 34, withmetal elements 36 diffused or dispersed in both theamorphous silicon 32 and polycrystalline silicon “islands” 34, although especially at the fronts of the polycrystalline silicon “islands” 34. -
FIG. 6 is a schematic top plan view showing the distribution of discontinuous polycrystalline silicon “islands” 34 in the partially crystallizedlayer 30. - Once crystallization has been initiated, the crystallization-inducing, metal-containing
layer 20, and metal elements in theamorphous silicon 32 are no longer needed and, according to the present invention, are at least partially removed in a further step after this first heat-treatment,step 106 ofFIG. 2 . There should not be anything of the metal element or metal element-containinglayer 20 left on top of the partially crystallizedlayer 30 if it is thin enough. If anything remains, is it removed prior to the deposit of the gettering layer, e.g. by conventional acid or HF clean. -
FIG. 7 is a flowchart indicating an exemplary set of component steps in the crystallization completion andmetal removal step 200 ofFIG. 1 . A metal-gettering material is deposited in a layer, instep 202, on the partially crystallizedthin film 30 produced bystep 106 of the process ofFIG. 2 and shown schematically inFIGS. 5 and 6 . Suitable materials for the metal-gettering layer include phosphosilicate glass, phosphorus or noble gas doped germanium, phosphorus or noble gas doped amorphous and polycrystalline silicon. The gettering material layer is typically about 10 nm to about 1000 nm thick. - In the preferred embodiment, the gettering material is deposited on top of the partially crystallized
thin film 30. It could be introduced within the amorphous silicon film but that is often not preferred because the gettering agent may change the properties of the resulting polycrystalline silicon. A bottom gettering layer is also not preferred because its presence may have a material effect on the characteristics of the devices built on the resulting polycrystalline silicon. -
FIG. 8 is a schematic cross-section of the structure ofFIG. 6 with a metal-gettering layer 40 deposited on the partially crystallizedthin film 30. - In
step 204 ofFIG. 7 , a second heat-treatment process occurs to complete the crystallization of the partially crystallizedthin film 30 ofFIG. 8 . During the second heat treatment, metal elements within the partially crystallizedamorphous silicon layer 30 and any remaining metal elements from the metal element or metal element containingcompound layer 20 are gettered from both the polycrystalline silicon and amorphous silicon by thegettering material 40. The gettering rate is generally higher at the crystallization fronts, because of the higher metal concentrations. -
FIGS. 9A and 9B are schematic cross-sections of the structure ofFIG. 8 , during the second heat-treatment process, ofstep 204 ofFIG. 7 , at different times during the process. Metal elements within the partially crystallizedamorphous silicon layer 30 are gettered out of thepolycrystalline silicon portions 34 by thegettering layer 40 as the polycrystalline silicon “islands” 34 grow (FIG. 9A ). The polycrystalline silicon “islands” 34 grow such that the regions ofamorphous silicon 32 become islands within a layer of polycrystalline silicon, inFIG. 9B . Eventually, the islands ofamorphous silicon 32 disappear and only polycrystalline silicon remains. The time taken depends on the process temperature and the amount of metal to be removed. For example, at about 550-590° C., it may take from 2 to 4 hours, with the amount of metal remaining depending on the temperature and time. A lower final concentration requires a longer gettering time. It is a trade-off between processing throughput and device performance. Thus the process is a controlled process, controlling the final result. Given that the present invention removes metal elements from the silicon, more metal elements than in the prior art may be diffused in initially. - In
step 206 ofFIG. 7 , thegettering layer 40 is removed, for example using a buffered oxide etchant, e.g. HF-containing solutions, for about 1 min at room temperature for about 700 nm PSG. The resulting metal-induced crystallizedpolycrystalline silicon film 50 is shown in schematic cross-section inFIG. 10 . Compared with polycrystalline silicon produced by standard methods, there is significantly less metal concentrated where thecrystallization fronts 52 meet, typically no more than about 0.01%. - The above-described exemplary process forms high-quality, large-area polycrystalline silicon thin films by metal-induced crystallization of amorphous silicon. There is large-area crystallization, but with reduced metal contamination and improved device performance while retaining the advantage of a reduced process time by removing a controlled amount of metal elements in-situ during the growth of the polycrystalline silicon grains.
- Whilst in the above-described embodiment, the metal is diffused into the amorphous silicon layer during the initial crystallization step, it does not have to be. For instance the amorphous silicon can be formed with the metal already diffused therein. Alternatively, the metal can be diffused into the amorphous silicon by way of implantation.
- The thus-produced polycrystalline silicon film may, for example, be used for making a thin film transistor, according to a further aspect of the invention. One possible approach is now described with reference to
FIGS. 11, 12 and 13.FIG. 111 is a flowchart of steps used in an exemplary process for making a TFT using the polycrystalline silicon film provided, for example, according to the above described process.FIG. 12 is a schematic cross-section of the partially completed transistor andFIG. 13 is a schematic cross-section of the completed transistor. - The polycrystalline silicon film is etched down to a suitable active layer region 60,
step 302. A gate-insulator layer 62 is formed above and around the active layer 60,step 304, for instance using silicon oxide, silicon oxynitride or silicon nitride. Agate electrode 64 is formed on the gate-insulator 62, above the middle of the active layer region 60 (but not covering all of it),step 306. Asource region 66 and adrain region 68 are formed by heavily doping the active layer withimpurities 70,step 308, except for thechannel region 72, in between thesource region 66 and drainregion 68, which is masked by thegate electrode 64. - An
insulator layer 74 is deposited on top of the gate-insulator layer 62 andgate electrode 64,step 310. Contact holes are opened to thegate electrode 64, source region (now electrode) 66 and drain region (now electrode) 68,step 312. Metal interconnects 76 are deposited on the three electrodes and patterned,step 314. The manufacture of the transistor, once the polycrystalline silicon has been formed, uses conventional techniques. - Whilst an example has been given of using polycrystalline silicon produced according to one embodiment, to make a thin film transistor, the polycrystalline silicon of the present invention is not limited thereto but can be used for other purposes too.
- While several aspects of the present invention have been described and depicted herein, alternative aspects may be effected by those skilled in the art to accomplish the same objectives. Accordingly, it is intended by the appended claims to cover all such alternative aspects as fall within the true spirit and scope of the invention.
Claims (25)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/413,073 US8088676B2 (en) | 2005-04-28 | 2006-04-27 | Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom |
CN200610139876XA CN101064246B (en) | 2006-04-27 | 2006-09-20 | Metal-induced crystallization of amorphous silicon and metal removal techniques |
HK08104517.8A HK1117641A1 (en) | 2006-04-27 | 2008-04-23 | A technology of metal-induced crystallization of amorphous silicon and metal-gettering |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US67530005P | 2005-04-28 | 2005-04-28 | |
US11/413,073 US8088676B2 (en) | 2005-04-28 | 2006-04-27 | Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060263957A1 true US20060263957A1 (en) | 2006-11-23 |
US8088676B2 US8088676B2 (en) | 2012-01-03 |
Family
ID=37448820
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/413,073 Active US8088676B2 (en) | 2005-04-28 | 2006-04-27 | Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom |
Country Status (1)
Country | Link |
---|---|
US (1) | US8088676B2 (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008101144A1 (en) * | 2007-02-16 | 2008-08-21 | Calisolar, Inc. | A method and system for removing impurities from low-grade crystalline silicon wafers |
US20080296565A1 (en) * | 2007-05-31 | 2008-12-04 | Samsung Sdi Co., Ltd. | Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same |
US20090050893A1 (en) * | 2007-08-23 | 2009-02-26 | Samsung Sdi Co., Ltd. | Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same |
US20090050894A1 (en) * | 2007-08-22 | 2009-02-26 | Samsung Sdi Co., Ltd. | Thin film transistor, method of fabricating the same, organic light emitting diode display device haing the tft, and method of fabricating the oled display device |
US20090242895A1 (en) * | 2008-03-27 | 2009-10-01 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic lighting emitting diode display device including the same |
US20090256469A1 (en) * | 2008-04-11 | 2009-10-15 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same and organic light emitting diode display device having the same |
US20100006855A1 (en) * | 2008-07-14 | 2010-01-14 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor |
EP2226833A1 (en) * | 2009-03-03 | 2010-09-08 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same |
CN102709404A (en) * | 2012-06-21 | 2012-10-03 | 上海大学 | Method for preparing polycrystalline silicon film by carrying out induced crystallization on amorphous silicon film by using metallic copper under low temperature |
CN103311105A (en) * | 2013-05-16 | 2013-09-18 | 上海大学 | Method for inducing crystallization of amorphous silicon thin film into polycrystalline silicon thin film by aluminum at low temperature |
CN103779391A (en) * | 2011-08-23 | 2014-05-07 | 广东中显科技有限公司 | Polycrystalline silicon thin film with bridging grain structure and preparation method thereof |
US20150243677A1 (en) * | 2014-02-24 | 2015-08-27 | Boe Technology Group Co., Ltd. | TFT and Manufacturing Method Thereof, Array Substrate and Display Device |
US20160020095A1 (en) * | 2014-07-18 | 2016-01-21 | The Hong Kong University Of Science And Technology | Metal-induced crystallization of amorphous silicon in an oxidizing atmosphere |
US20160149053A1 (en) * | 2014-11-21 | 2016-05-26 | Samsung Display Co., Ltd. | Thin-film transistor, method of manufacturing the same, and organic light-emitting display device including the same |
EP3640993A1 (en) * | 2017-10-18 | 2020-04-22 | IUCF-HYU (Industry-University Cooperation Foundation Hanyang University) | Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element |
US10978561B2 (en) | 2017-10-18 | 2021-04-13 | Iucf-Hyu (Industry-University Cooperation Foundation Hanyang University) | Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element |
US11637173B2 (en) * | 2020-09-29 | 2023-04-25 | Globalfoundries U.S. Inc. | Structure including polycrystalline resistor with dopant-including polycrystalline region thereunder |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9396932B2 (en) | 2014-06-04 | 2016-07-19 | Diftek Lasers, Inc. | Method of fabricating crystalline island on substrate |
US9859348B2 (en) | 2011-10-14 | 2018-01-02 | Diftek Lasers, Inc. | Electronic device and method of making thereof |
US10312310B2 (en) | 2016-01-19 | 2019-06-04 | Diftek Lasers, Inc. | OLED display and method of fabrication thereof |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5275851A (en) * | 1993-03-03 | 1994-01-04 | The Penn State Research Foundation | Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates |
US5700333A (en) * | 1995-03-27 | 1997-12-23 | Semiconductor Energy Laboratory Co., Ltd. | Thin-film photoelectric conversion device and a method of manufacturing the same |
US5879977A (en) * | 1993-02-15 | 1999-03-09 | Semiconductor Energy Laboratory Co., Ltd. | Process for fabricating a thin film transistor semiconductor device |
US6100562A (en) * | 1996-03-17 | 2000-08-08 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US6337259B1 (en) * | 1999-05-27 | 2002-01-08 | Sharp Kabushiki Kaisha | Method for fabricating semiconductor device with high quality crystalline silicon film |
US6420246B1 (en) * | 1997-02-17 | 2002-07-16 | Semiconductor Energy Laboratory Co., Ltd. | Method of gettering a metal element for accelerating crystallization of silicon by phosphorous |
US20020134981A1 (en) * | 2001-01-29 | 2002-09-26 | Osamu Nakamura | Semiconductor device and manufacturing method of the same |
US6461943B1 (en) * | 1997-02-12 | 2002-10-08 | Semiconductor Energy Laboratory Co., Ltd. | Method of making semiconductor device |
US20020164843A1 (en) * | 2001-03-16 | 2002-11-07 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US20020177283A1 (en) * | 2001-05-25 | 2002-11-28 | Lg.Philips Lcd Co., Ltd. | Method of forming polycrystalline silicon fo liquid crystal display device |
US6559036B1 (en) * | 1998-08-07 | 2003-05-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20030134459A1 (en) * | 1995-03-27 | 2003-07-17 | Semiconductor Energy Laboratory Co. Ltd., A Japan Corporation | Semiconductor device and manufacturing method thereof |
US6664144B2 (en) * | 1997-07-14 | 2003-12-16 | Semiconductor Energy Laboratory Co., Ltd. | Method of forming a semiconductor device using a group XV element for gettering by means of infrared light |
US20040058486A1 (en) * | 1997-07-24 | 2004-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and fabricating method thereof |
US6743700B2 (en) * | 2001-06-01 | 2004-06-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor film, semiconductor device and method of their production |
US20040115906A1 (en) * | 2002-11-08 | 2004-06-17 | Sharp Kabushiki Kaisha | Semiconductor film, method for manufacturing semiconductor film, semiconductor device, and method for manufacturing semiconductor device |
US20040121530A1 (en) * | 2001-01-30 | 2004-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Process for producing a photoelectric conversion device |
US6825072B2 (en) * | 1997-10-21 | 2004-11-30 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US6927107B1 (en) * | 1999-09-22 | 2005-08-09 | Sharp Kabushiki Kaisha | Method of producing semiconductor device |
US20050227442A1 (en) * | 2002-07-30 | 2005-10-13 | Micron Technology, Inc. | Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics |
US20070284581A1 (en) * | 2006-05-18 | 2007-12-13 | Samsung Sdi Co., Ltd. | Method of fabricating pmos thin film transistor |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6465287B1 (en) | 1996-01-27 | 2002-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization |
JPH1140498A (en) | 1997-07-22 | 1999-02-12 | Semiconductor Energy Lab Co Ltd | Manufacture of semiconductor device |
US20020192884A1 (en) | 2001-03-06 | 2002-12-19 | United Microelectronics Corp. | Method for forming thin film transistor with reduced metal impurities |
JP2003100633A (en) | 2001-09-25 | 2003-04-04 | Sharp Corp | Semiconductor device and manufacturing method thereof |
JP5072157B2 (en) | 2001-09-27 | 2012-11-14 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
-
2006
- 2006-04-27 US US11/413,073 patent/US8088676B2/en active Active
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5879977A (en) * | 1993-02-15 | 1999-03-09 | Semiconductor Energy Laboratory Co., Ltd. | Process for fabricating a thin film transistor semiconductor device |
US5275851A (en) * | 1993-03-03 | 1994-01-04 | The Penn State Research Foundation | Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates |
US5700333A (en) * | 1995-03-27 | 1997-12-23 | Semiconductor Energy Laboratory Co., Ltd. | Thin-film photoelectric conversion device and a method of manufacturing the same |
US20030134459A1 (en) * | 1995-03-27 | 2003-07-17 | Semiconductor Energy Laboratory Co. Ltd., A Japan Corporation | Semiconductor device and manufacturing method thereof |
US6100562A (en) * | 1996-03-17 | 2000-08-08 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US6461943B1 (en) * | 1997-02-12 | 2002-10-08 | Semiconductor Energy Laboratory Co., Ltd. | Method of making semiconductor device |
US20020106841A1 (en) * | 1997-02-17 | 2002-08-08 | Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation | Method of manufacturing semiconductor device |
US6420246B1 (en) * | 1997-02-17 | 2002-07-16 | Semiconductor Energy Laboratory Co., Ltd. | Method of gettering a metal element for accelerating crystallization of silicon by phosphorous |
US6664144B2 (en) * | 1997-07-14 | 2003-12-16 | Semiconductor Energy Laboratory Co., Ltd. | Method of forming a semiconductor device using a group XV element for gettering by means of infrared light |
US20040058486A1 (en) * | 1997-07-24 | 2004-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and fabricating method thereof |
US6825072B2 (en) * | 1997-10-21 | 2004-11-30 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US6559036B1 (en) * | 1998-08-07 | 2003-05-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US6337259B1 (en) * | 1999-05-27 | 2002-01-08 | Sharp Kabushiki Kaisha | Method for fabricating semiconductor device with high quality crystalline silicon film |
US6927107B1 (en) * | 1999-09-22 | 2005-08-09 | Sharp Kabushiki Kaisha | Method of producing semiconductor device |
US20020134981A1 (en) * | 2001-01-29 | 2002-09-26 | Osamu Nakamura | Semiconductor device and manufacturing method of the same |
US7115453B2 (en) * | 2001-01-29 | 2006-10-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
US20040121530A1 (en) * | 2001-01-30 | 2004-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Process for producing a photoelectric conversion device |
US20020164843A1 (en) * | 2001-03-16 | 2002-11-07 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US20020177283A1 (en) * | 2001-05-25 | 2002-11-28 | Lg.Philips Lcd Co., Ltd. | Method of forming polycrystalline silicon fo liquid crystal display device |
US6743700B2 (en) * | 2001-06-01 | 2004-06-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor film, semiconductor device and method of their production |
US20050227442A1 (en) * | 2002-07-30 | 2005-10-13 | Micron Technology, Inc. | Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics |
US20040115906A1 (en) * | 2002-11-08 | 2004-06-17 | Sharp Kabushiki Kaisha | Semiconductor film, method for manufacturing semiconductor film, semiconductor device, and method for manufacturing semiconductor device |
US20070284581A1 (en) * | 2006-05-18 | 2007-12-13 | Samsung Sdi Co., Ltd. | Method of fabricating pmos thin film transistor |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080197454A1 (en) * | 2007-02-16 | 2008-08-21 | Calisolar, Inc. | Method and system for removing impurities from low-grade crystalline silicon wafers |
WO2008101144A1 (en) * | 2007-02-16 | 2008-08-21 | Calisolar, Inc. | A method and system for removing impurities from low-grade crystalline silicon wafers |
US20080296565A1 (en) * | 2007-05-31 | 2008-12-04 | Samsung Sdi Co., Ltd. | Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same |
EP2009680A1 (en) * | 2007-05-31 | 2008-12-31 | Samsung SDI Co., Ltd. | Method of fabricating a polycrystalline silicon layer, a TFT fabricated thereof, and an organic light emitting diode display device fabricated thereof |
US8790967B2 (en) | 2007-05-31 | 2014-07-29 | Samsung Display Co., Ltd. | Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same |
US20090050894A1 (en) * | 2007-08-22 | 2009-02-26 | Samsung Sdi Co., Ltd. | Thin film transistor, method of fabricating the same, organic light emitting diode display device haing the tft, and method of fabricating the oled display device |
US8513669B2 (en) | 2007-08-22 | 2013-08-20 | Samsung Display Co., Ltd. | Thin film transistor including metal or metal silicide structure in contact with semiconductor layer and organic light emitting diode display device having the thin film transistor |
US8283668B2 (en) | 2007-08-23 | 2012-10-09 | Samsung Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same |
US20090050893A1 (en) * | 2007-08-23 | 2009-02-26 | Samsung Sdi Co., Ltd. | Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same |
US20090242895A1 (en) * | 2008-03-27 | 2009-10-01 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic lighting emitting diode display device including the same |
US8436360B2 (en) | 2008-03-27 | 2013-05-07 | Samsung Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic lighting emitting diode display device including the same |
US8101952B2 (en) | 2008-03-27 | 2012-01-24 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic lighting emitting diode display device including the same |
US8318523B2 (en) | 2008-04-11 | 2012-11-27 | Samsung Display Co., Ltd. | Thin film transistor, method of fabricating the same and organic light emitting diode display device having the same |
US20090256469A1 (en) * | 2008-04-11 | 2009-10-15 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same and organic light emitting diode display device having the same |
US8253141B2 (en) * | 2008-07-14 | 2012-08-28 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor |
US20100006855A1 (en) * | 2008-07-14 | 2010-01-14 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor |
EP2226833A1 (en) * | 2009-03-03 | 2010-09-08 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same |
CN103779391A (en) * | 2011-08-23 | 2014-05-07 | 广东中显科技有限公司 | Polycrystalline silicon thin film with bridging grain structure and preparation method thereof |
CN102709404A (en) * | 2012-06-21 | 2012-10-03 | 上海大学 | Method for preparing polycrystalline silicon film by carrying out induced crystallization on amorphous silicon film by using metallic copper under low temperature |
CN103311105A (en) * | 2013-05-16 | 2013-09-18 | 上海大学 | Method for inducing crystallization of amorphous silicon thin film into polycrystalline silicon thin film by aluminum at low temperature |
US9196636B2 (en) * | 2014-02-24 | 2015-11-24 | Boe Technology Group Co., Ltd. | TFT and manufacturing method thereof, array substrate and display device |
US20150243677A1 (en) * | 2014-02-24 | 2015-08-27 | Boe Technology Group Co., Ltd. | TFT and Manufacturing Method Thereof, Array Substrate and Display Device |
US20160020095A1 (en) * | 2014-07-18 | 2016-01-21 | The Hong Kong University Of Science And Technology | Metal-induced crystallization of amorphous silicon in an oxidizing atmosphere |
US9818607B2 (en) * | 2014-07-18 | 2017-11-14 | The Hong Kong University Of Science And Technology | Metal-induced crystallization of amorphous silicon in an oxidizing atmosphere |
US20160149053A1 (en) * | 2014-11-21 | 2016-05-26 | Samsung Display Co., Ltd. | Thin-film transistor, method of manufacturing the same, and organic light-emitting display device including the same |
US10032922B2 (en) * | 2014-11-21 | 2018-07-24 | Samsung Display Co., Ltd. | Thin-film transistor with crystallized active layer, method of manufacturing the same, and organic light-emitting display device including the same |
EP3640993A1 (en) * | 2017-10-18 | 2020-04-22 | IUCF-HYU (Industry-University Cooperation Foundation Hanyang University) | Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element |
US10978561B2 (en) | 2017-10-18 | 2021-04-13 | Iucf-Hyu (Industry-University Cooperation Foundation Hanyang University) | Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element |
US10985247B2 (en) | 2017-10-18 | 2021-04-20 | Iucf-Hyu (Industry-University Cooperation Foundation Hanyang University) | Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element |
US10991831B2 (en) | 2017-10-18 | 2021-04-27 | Iucf-Hyu (Industry-University Cooperation Foundation Hanyang University) | Layer, multilevel element, method for fabricating multilevel element, and method for driving multilevel element |
US11637173B2 (en) * | 2020-09-29 | 2023-04-25 | Globalfoundries U.S. Inc. | Structure including polycrystalline resistor with dopant-including polycrystalline region thereunder |
Also Published As
Publication number | Publication date |
---|---|
US8088676B2 (en) | 2012-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8088676B2 (en) | Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom | |
KR100372841B1 (en) | Method for fabricating semiconductor device with high quality crystalline silicon film | |
US7374979B2 (en) | Thin film transistor and method of fabricating the same | |
JP4115990B2 (en) | Thin film transistor and manufacturing method thereof | |
JP4307371B2 (en) | Thin film transistor manufacturing method | |
US5550070A (en) | Method for producing crystalline semiconductor film having reduced concentration of catalyst elements for crystallization and semiconductor device having the same | |
US7452790B2 (en) | Method of fabricating thin film transistor | |
JPH10135137A (en) | Method of forming crystalline semiconductor | |
JP2002329667A (en) | Method for crystallizing silicon thin film and method for manufacturing thin film transistor | |
JPH10229048A (en) | Fabrication of semiconductor device | |
JP3432187B2 (en) | Method for manufacturing semiconductor device | |
JP2001135573A (en) | Method of fabrication for semiconductor device and semiconductor device | |
JP2001319878A (en) | Semiconductor manufacturing method | |
KR100611761B1 (en) | Method fabricating thin film transistor | |
JP2009135488A (en) | Crystallization method of silicon | |
KR100761082B1 (en) | Thin film transistor and method for fabricating the same | |
JPS63119576A (en) | Thin film transistor | |
JPH07249574A (en) | Manufacture of semiconductor and manufacture of thin film transistor | |
KR100712176B1 (en) | Organic electroluminescence and method of fabricating thereof | |
JP3269730B2 (en) | Method of manufacturing semiconductor substrate and method of manufacturing semiconductor device | |
JP3907957B2 (en) | Thin film semiconductor device and method for manufacturing thin film semiconductor device | |
JPH08250423A (en) | Preparation of poly crystalline silicon | |
TW480734B (en) | Method for producing thin film transistor (TFT) with transversal polysilicon | |
KR20130115625A (en) | Method for crystallizing amorphous silicon thin film and method for fabricating poly crystalline thin film transistor using the same | |
JP2006108136A (en) | Method of manufacturing crystalline semiconductor film and crystalline semiconductor film |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WONG, MAN;KWOK, HOI-SING;MENG, ZHIGUO;AND OTHERS;SIGNING DATES FROM 20050630 TO 20060704;REEL/FRAME:018137/0570 Owner name: THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WONG, MAN;KWOK, HOI-SING;MENG, ZHIGUO;AND OTHERS;REEL/FRAME:018137/0570;SIGNING DATES FROM 20050630 TO 20060704 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2553); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 12 |