US20060258113A1 - Capacitor structure - Google Patents
Capacitor structure Download PDFInfo
- Publication number
- US20060258113A1 US20060258113A1 US11/460,021 US46002106A US2006258113A1 US 20060258113 A1 US20060258113 A1 US 20060258113A1 US 46002106 A US46002106 A US 46002106A US 2006258113 A1 US2006258113 A1 US 2006258113A1
- Authority
- US
- United States
- Prior art keywords
- layer
- dielectric
- electrode
- thickness
- tantalum pentoxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/3165—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
- H01L21/31654—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
- H01L28/56—Capacitors with a dielectric comprising a perovskite structure material the dielectric comprising two or more layers, e.g. comprising buffer layers, seed layers, gradient layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/312—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with a bit line higher than the capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02183—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing tantalum, e.g. Ta2O5
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31637—Deposition of Tantalum oxides, e.g. Ta2O5
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/65—Electrodes comprising a noble metal or a noble metal oxide, e.g. platinum (Pt), ruthenium (Ru), ruthenium dioxide (RuO2), iridium (Ir), iridium dioxide (IrO2)
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
Abstract
A capacitor structure and method of forming it are described. In particular, a high-K dielectric oxide is provided as the capacitor dielectric. The high-K dielectric is deposited in a series of thin layers and oxidized in a series of oxidation steps, as opposed to a depositing a single thick layer. Further, at least one of the oxidation steps is less aggressive than the oxidation environment or environments that would be used to deposit the single thick layer. This allows greater control over oxidizing the dielectric and other components beyond the dielectric.
Description
- This application is a divisional of U.S. application Ser. No. 10/613,203, filed Jul. 3, 2003, which is a divisional of U.S. application Ser. No. 09/589,671, filed Jun. 7, 2000, now issued as U.S. Pat. No. 6,617,206, the specifications of which are incorporated herein by reference.
- The present invention relates generally to a capacitor structure and its method of manufacture. More particularly, the present invention relates to a capacitor structure for high-density memory arrays.
- Without limiting the scope of the invention, its background is described in connection with prior methods of forming capacitor structures for dynamic random access memory (DRAM) using high-dielectric-constant materials (or high-K dielectrics). By high-dielectric-constant, it is meant a dielectric constant greater than 10 at room temperature, and preferably a dielectric constant greater than 20.
- Advances in miniaturization of integrated circuits have led to smaller areas available for devices such as transistors and capacitors. For example, in semiconductor manufacture of a memory array for a DRAM, each memory cell comprises a capacitor and a transistor. In a conventional DRAM, pairs of memory cells are located within regions (“memory cell areas”) defined by intersecting row lines (“word lines”) and column lines (“bit lines” or “digit lines”). Accordingly, to increase memory cell density of the memory array, row lines and column lines are positioned with minimal spacing (“pitch”). Using minimal pitch in turn constrains memory cell area. In high-density memory array architecture, a memory array will have a bit line-to-bit line pitch equal to or less than 0.5 microns.
- In conflict with reducing memory cell area is maintaining a sufficient amount of memory cell charge storage capacitance. Each DRAM memory comprises a capacitor for storing charge. A capacitor is two conductors separated by a dielectric, and its capacitance, C, is mathematically determinable as:
C=(εrεo A)/d,
where εo is a physical constant; dielectric constant, εr, is a material dependant property; distance, d, is distance between conductors; and area, A, is common surface area of the two conductors. - To increase capacitance, C, per unit area, the DRAM industry is pursuing depositing materials with a high permittivity for use as capacitor dielectrics. Many perovskites, ferroelectrics, and other high-dielectric-constant materials have capacitance densities greater than standard silicon dioxide (SiO2) and silicon nitride (Si3N4) capacitor dielectrics.
- Many perovskites have the chemical formula ABO3, where A is one or more monovalent, divalent, or trivalent elements and B is one or more pentavalent, tetravalent, trivalent, or divalent elements. Examples of high-dielectric-constant ferroelectric oxides include niobium pentoxide (Nb2O5); tantalum pentoxide (Ta2O5); and titanates including lead zirconate titanate (PbTiZrO3, abbreviated PZT) and barium strontium titanate (BaSrTiO3, abbreviated BST). Other high-dielectric-constant materials include but are not limited to non-oxide ferroelectrics, such as barium fluoride (BaF2) and magnesium fluoride (MgF2). Depending on the dielectric constant, εr, of these materials, as well as the application, they may be used in parallel plate capacitor structures, such as stack capacitors or mini-stack capacitors, or vertical capacitor structures including container capacitors and trench capacitors.
- High-dielectric-constant oxides are conventionally deposited in one step at elevated temperatures (greater than 500 degrees Celsius) in an oxygenated atmosphere (such as O2). Examples of processes for depositing high-dielectric-constant oxides are ion-beam sputtering, chemical vapor deposition, and pulsed laser deposition. It has been found that in such an environment, the capacitor electrode layer oxidizes, thereby causing an unwanted reduction in capacitance. Moreover, such high-dielectric-constant oxides are often annealed or re-oxidized after deposition, which further exacerbates the oxidation problem.
- In addition, other problems may occur if high-dielectric-constant oxide dielectrics are deposited directly on silicon (Si) capacitor electrodes. In addition to oxidation or other undesirable reactions between the electrode and dielectric, silicon may migrate into the high-dielectric-constant oxide, thereby reducing its permittivity and the capacitor's capacitance.
- One option to at least partially prevent these problems is to provide a barrier layer, such as a layer of germanium (Ge) or silicon nitride (Si3N4), between the silicon electrode and the high-dielectric-constant oxide. The oxidation conditions present after the deposition of this barrier layer may result in the oxidation of that layer, but this is actually preferable in certain circumstances. Regardless, it is desired in the art that this layer will prevent oxidation of the electrode. Unfortunately, the oxidation conditions in effect while forming the entirety of the high-K dielectric in one step often still cause oxidation of the silicon electrode despite the presence of the barrier layer. In addition, forming a barrier layer adds complexity to the manufacturing process and reduces the effective dielectric constant of the capacitor.
- As an alternative to depositing dielectric on a silicon electrode, high-dielectric-constant oxides may be deposited on nonreactive metals or conductive metal oxides comprising the capacitor electrode. The term “nonreactive” when used in context with contact to a high-dielectric-constant oxide herein means a material that provides a stable conductive interface during and after processing. Examples of nonreactive metals include noble metals such as lead (Pd) or platinum (Pt). Exemplary conductive metal oxides include ruthenium oxide (RuO2). Single and multiple metal layers may used to form the capacitor electrode. However, while this solves some of the problems associated with silicon electrodes, the problem of oxidizing the electrode during or after the formation of the high-K dielectric still exists.
- As a result, it would be desirable to form a high-dielectric-constant oxide such that the likelihood of decreasing capacitance is reduced.
- Features and advantages of the present invention will become more apparent from the following description of the preferred embodiments described below in detail with reference to the accompanying drawings where:
-
FIGS. 1A and 1B are cross-sectional views of in-process DRAM substrate assemblies of the prior art. -
FIGS. 2A and 2B are cross-sectional views of exemplary embodiments in accordance with the present invention. -
FIGS. 3A and 3B are cross-sectional views of exemplary embodiments in accordance with the present invention having undergone additional processing. - Reference numbers refer to the same or equivalent parts of embodiments of the present invention throughout the several figures of the drawing.
- In the following detailed Description of the Preferred Embodiments section, reference is made to the accompanying drawings which form a part of this disclosure, and which, by way of illustration, are provided for facilitating understanding of the exemplary embodiments. It is to be understood that embodiments other than the exemplary embodiments disclosed herein may be practiced without departing from the scope of the present invention. The following exemplary embodiments, directed to manufacture of dynamic random access memories (DRAMs), are provided to facilitate understanding of the present invention. Accordingly, some conventional details with respect to manufacture of DRAMs have been omitted to more clearly describe the exemplary embodiments herein.
- Referring to
FIG. 1A , there is shown a cross-sectional view of an in-processDRAM substrate assembly 10 of the prior art. By substrate assembly, it is meant a substrate comprising one or more layers formed thereon or therein. Further, in the current application, the term “substrate” or “semiconductor substrate” will be understood to mean any construction comprising semiconductor material, including but not limited to bulk semiconductive materials such as a semiconductor wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). Further, the term “substrate” also refers to any supporting structure including, but not limited to, the semiconductive substrates described above.Substrate assembly 10 comprises a slice of asingle crystalline semiconductor 11. Insemiconductor 11, a well 12 is formed. In well 12 are formedconductive implant regions 14. Shallowtrench isolation regions 13 are formed insemiconductor 11 by removing a portion thereof and filling the remaining hole with one or more dielectric materials. Transistor gate stacks 16 are formed onsemiconductor 11, and are separated fromconductive studs 15 byspacers 17.Dielectric layers conductive layer 20. -
Conductive layer 20 is then polished to form a planar surface. As chemical-mechanical-polishing (CMP) is conventionally used for such polishing,photosensitive polymer 21 is deposited to protectsubstrate assembly 10 from potential contaminants associated with CMP.Conductive layer 20 provides bottom electrodes for container capacitor structures. - Dashed-
lines 5 indicate a proximate location for a contact via for connection to aconductive stud 15 therebelow.Separation 7 between dashed-lines 5 and outer surface 9 ofconductive layer 20 bottom electrodes is about or less than 0.1 microns for a high-density DRAM array. - Notably, though an exemplary embodiment of the present invention is described herein in terms of a container capacitor structure for a high-density DRAM array, it should be understood that the present invention may be employed to form container, stack, mini-stack, trench, or other capacitor structures in DRAM devices or in devices other than DRAM. The present invention may be implemented in a variety of other integrated circuit devices including but not limited to memory devices, logic devices having embedded memory, application specific integrated circuits, microprocessors, microcontrollers, digital signal processors, and the like incorporating a memory array which employs one or more capacitors. Moreover, a memory or a memory module having a capacitor formed in accordance with the present invention may be employed in various types of information handling systems. Such systems include network cards, telephones, scanners, facsimile machines, routers, televisions, video cassette recorders, copy machines, displays, printers, calculators, and personal computers, and the like systems incorporating memory.
- Again, referring to
FIG. 1A ,conductive layer 20 provides a first electrode for a capacitor structure; in the exemplary embodiment illustratively shown, it is a container capacitor structure; however,conductive layer 20 may be thought of as a bottom electrode for any form of capacitor.Conductive layer 20 may be formed of one or more layers of one or more materials. Anoptional barrier layer 4 may be formed betweenconductive layer 20 andconductive stud 15 to limit unwanted effects due to diffusion. Examples of oxygen diffusion limiting barrier materials that are conductors include metal nitrides, conductively formed semiconductors (e.g., germanium doped with a material designated as an electron acceptor or an electron donor), and conductively formed semiconductor nitrides (e.g., silicon nitride doped with a material designated as an electron acceptor or an electron donor). Thisbarrier layer 4, however, does not limit or prevent unwanted effects of interaction betweenconductive layer 20 and a subsequently deposited high-dielectric-constant capacitor dielectric. As a result, anotherbarrier layer 3, such as the one described in the background section and pictured inFIG. 1B , may be provided between these layers. - With respect to these examples, oxidation of the
conductive layer 20 will occur during or after a one-step formation of the full amount of high-K dielectric that will be used in the completed capacitor. By way of example and not limitation, ifconductive layer 20 comprises silicon and a high-dielectric-constant oxide is deposited on it, then silicon dioxide may be formed. In addition, oxygen may reach other layers under theconductive layer 20 and create undesirable effects in other materials. Further, other undesirable reactions or material migrations may also occur. - To mitigate unwanted interaction, the present invention offers exemplary embodiments that allow for formation of a high-K dielectric under conditions that minimize if not completely prevent oxidation beyond the dielectric. Rather than form the entire amount of dielectric at once under a given set of parameters, exemplary embodiments teach forming the dielectric in a plurality of steps, wherein each step provides only a portion of the total dielectric to be used in the completed device. Moreover, at least a first oxidation step involved with providing the dielectric is carried out under parameters that result in less aggressive oxidation in comparison to the prior art parameters.
- Referring to
FIG. 2A , there is shown a cross-sectional view of an in-processDRAM substrate assembly 10A in accordance with the present invention.Conductive layer 20 may comprise an acceptor or donor doped semiconductor, platinum, palladium, rhodium, gold, iridium, silver, titanium nitride, tin nitride, ruthenium nitride, zirconium nitride, ruthenium dioxide, tin oxide, titanium monoxide, and combinations thereof.FIG. 2B illustrates an alternative exemplary portion of asubstrate assembly 10B, whereinconductive layer 20 comprises hemispherical-grain-silicon having phosphorous added thereto for conductivity. Also added to thesubstrate assembly 10B is a siliconnitride barrier layer 3. - In either embodiment, a
first layer 22 ofcapacitor dielectric 24 is subsequently formed.First layer 22 may be formed at least in part by chemical-vapor-deposition (CVD), physical-vapor-deposition (PVD), jet-vapor deposition (JVD), liquid deposition (e.g., spin-on, liquid injection, and the like), atomic layer deposition/epitaxy (ALD/ALE), or other means for controlled deposition of a material. Further, it should be noted that at least one oxidation step is used in providing many kinds of capacitor dielectric both in prior art and in exemplary embodiments of the current invention. For instance, oxidation may play an integral part of the initial deposition process so that an oxide is formed as a direct result of that process. Directly depositing a tantalum oxide is one example. Alternatively, a non-oxide may be initially deposited, followed by an oxidation step. Depositing tantalum and then oxidizing that layer into tantalum oxide serves as an example of this alternative process. Regardless of the method used to provide the oxide, such an oxide is often later subjected to an anneal in an oxidizing ambient in order to fill oxygen vacancies and burn away impurities in the oxide. Any of these oxidation steps can take place by way of one or a combination of oxidizing methods. - Many of these oxidizing methods involve subjecting the
substrate assembly 10A/10B to a thermal process in an oxygen containing atmosphere. Such an atmosphere may contain a gas including O2, O3, N2O, NO, H2O, or combinations thereof. The thermal energy can be provided in a furnace, wherein resistance to the conduction of electricity through the furnace coils generates the heat for thesubstrate assembly 10A/10B. As another option, thesubstrate assembly 10A/10B could be placed in a rapid thermal process device such as the Centura HT tool, sold by Applied Materials, set to RTO (rapid thermal oxidation) mode. In such a device, a lamp shines light on thesubstrate assembly 10A/10B, which heats in reaction to absorbing the light. Alternatively, a reactor could be used to generate an oxygen-containing plasma, remote or local, for thesubstrate assembly 10A/10B. As yet another option, an anodic oxidation process using an electrolytic solution could be used to provide the oxidizing environment. - Returning to the tantalum oxide example, prior art indicates that it is known to deposit, in one step, 50 to 70 Angstroms of tantalum oxide. Exemplary parameters for doing so involve a CVD process wherein a tantalum precursor such as tantalum chloride (TaCl5) is carried by a gas such as argon into a furnace at a rate of 10 sccm to 2000 sccm. Further, an oxygen-containing gas such as N2O is introduced to the furnace at a rate of 0.1 SLM to 5 SLM. The pressure inside the furnace is at 0.1 Torr to 10 Torr, and the temperature inside the furnace ranges from 800° C. to 850° C. Under parameters such as these, the full amount of tantalum oxide will form after about 30 minutes. In contrast, an exemplary embodiment of the current invention involves providing a
first layer 22 of tantalum oxide whose thickness is within the range of 10 to 40 Angstroms (preferably 20 Angstroms), wherein deposition can occur in the same furnace and with the same atmosphere but at a lower temperature—ranging from 400° C. to less than 800° C. (preferably around 450° C.)—and a process time of about 1 minute. Thus, assuming that it is desired to ultimately have a dielectric thickness of 50-70 Angstroms, this exemplary embodiment teaches initially providing about 14% to 80% of that total. - As another example, BST can be deposited as the
first layer 22. Prior art teaches providing a full 200 Angstroms at 650° C. Embodiments of the current invention allow for initially providing afirst layer 22 comprising BST, wherein the thickness ranges from 20-80 Angstroms and the temperature is less than 650° C., preferably between 400° C. and less than 650° C. Assuming that it is desired to ultimately have a dielectric thickness of 200 Angstroms, this exemplary embodiment teaches initially providing about 10% to 40% of that total. - As a third example, it is assumed that a Metal-Insulator-Metal (MIM) capacitor configuration is desired, wherein tantalum pentoxide Ta2O5 serves as the insulator. Prior art involves deposition parameters such as an ozone ambient and a temperature of 500° C., wherein the parameters result in the full amount of high-K dielectric being deposited. Exemplary embodiments of the current invention allow for less than the full amount of high-K dielectric to be initially deposited under less aggressive oxidation conditions in terms of time, temperature, pressure, oxygen source, other ambient gasses, or any other parameter.
- These examples demonstrate that the oxidation environment used during or after the deposition of the full amount of high-K oxide to be used in the capacitor results from a cooperation of several parameters, including the ones specified above as well as others such as the presence of excitation sources (like plasma or UV radiation) and their associated values. The current invention includes within its scope exemplary embodiments wherein less than the full amount of high-K oxide is initially provided, and oxidation associated with that initial amount is less than the oxidation that occurs in relation to depositing the full amount. The oxidation may occur during the deposition of an oxide dielectric, after the deposition of a non-oxide layer, or after the oxide has been provided. The oxidation may occur by way of any known method of oxidation, such as RTO, furnace oxidation, or other methods described above. The lesser oxidation is achieved by altering the oxidation parameters, such as in the ways described above as well as others.
- After depositing and oxidizing
first layer 22,second layer 23 ofcapacitor dielectric 24 is formed, as illustratively shown in the cross-sectional views ofFIGS. 3A and 3B .Second layer 23 can be formed in a manner similar to that of thefirst layer 22. However, that is not a requirement under the current invention.Second layer 23 may be deposited with different oxidation parameters in effect during or after deposition. Further, it is not necessary that the oxidation parameters for thesecond layer 23 be less aggressive than those for thefirst layer 22. Returning to the MIM example, thesecond layer 23 of Ta2O5 can be deposited at a temperature ranging from 400° C. to 700° C. Thus, the oxidation parameters can exceed even those used in the prior art to oxidize the full amount of high-K dielectric deposited in one step. In addition,second layer 23 may be provided to define a thickness differing from the thickness of thefirst layer 22. Moreover, the type of high-K dielectric may be different from the high-K dielectric forming thefirst layer 22 in terms of the types of high-K dielectric components or their proportion. - High-dielectric-constant materials that may be used include perovskites, ferroelectrics, high-dielectric-constant oxides, acceptor doped perovskites, acceptor doped ferroelectrics, acceptor doped high-dielectric-constant oxides, donor doped perovskites, donor doped ferroelectrics, donor doped high-dielectric-constant oxides, and combinations thereof. The high-dielectric-constant material may be doped with a material selected from: Na, Al, Mn, Ca, La, Nb, F, K, Cr, Mn, Co, Ni, Cu, Zn, Li, Mg, Cl, V, Mo, Ce, Pr, Nd, Sn, Eu, Gd, Tb, Dy, Ho, Er, Ta, W, and combinations thereof.
- By repetitively forming sub-layers of
capacitor dielectric 24, a desired thickness may be achieved while allowing greater control of the oxidation process than one would have by forming one layer of capacitor dielectric having that thickness. In embodiments such as the one depicted inFIG. 3A , oxidation may be generally restricted to thecapacitor dielectric 24, thereby leaving theconductive layer 20 substantially free of oxide. A similar result may be achieved in the exemplary embodiment depicted inFIG. 3B , but it would be preferred to allow oxidation to extend to thebarrier layer 3 while still leaving theconductive layer 20 substantially free of oxide. The above described methods allow such a result. - After forming a plurality of sub-layers of
capacitor dielectric 24,conductive layer 25 may be deposited to provide a top electrode portion forcapacitor 8.Conductive layer 25 may comprise acceptor doped silicon, donor doped silicon, copper, aluminum, platinum, palladium, rhodium, gold, iridium, silver, titanium nitride, tin nitride, ruthenium nitride, zirconium nitride, ruthenium dioxide, tin oxide, titanium monoxide, and combinations thereof. - It should be understood that
substrate assembly 10A ofFIGS. 2A, 2B , 3A and 3B may be formed in asingle chamber 100 or in a cluster ofchambers 100 without breaking vacuum. It should be understood that though only twosub-layers capacitor dielectric layer 24. - The present invention has been particularly shown and described with respect to certain preferred embodiments. However, it will be readily appreciated to those of ordinary skill in the art that a wide variety of alternate embodiments, adaptations or variations of the preferred embodiments, and/or equivalent embodiments may be made without departing from the intended scope of the present invention as set forth in the appended claims. For example, the thickness of the initially deposited dielectric sub-layer can be as little as the thickness of one atom comprising that layer (in which case the sub-layer would be considered to be a “monolayer”) depending upon the tendency of subsequent processing steps to encourage oxygen diffusion. Further, it should be understood that exemplary embodiments of the current invention have applications in metal-insulator-silicon (MIS) structures as well as MIM structures discussed above and other structures known in the art. For instance, at least one exemplary embodiment of the current invention allows for an MIS device comprising a top metal electrode, a top Ta2O5 layer under the top metal electrode, a bottom Ta2O5 layer under the top Ta2O5 layer, a silicon nitride layer under the bottom Ta2O5 layer, and a bottom silicon electrode under the silicon nitride layer. In addition, the current invention is not limited to providing a capacitor dielectric. Rather, the invention has applications in any circumstance wherein controlling the oxidation of a dielectric or other insulator layer is beneficial. Accordingly, the present invention is not limited except as by the appended claims.
Claims (22)
1. A metal-insulator-silicon device, comprising:
a top metal electrode;
a top tantalum pentoxide (Ta2O5) layer under the top metal electrode;
a bottom tantalum pentoxide (Ta2O5) layer under the top tantalum pentoxide (Ta2O5) layer and contacting the top tantalum pentoxide (Ta2O5) layer;
a silicon nitride layer under the bottom tantalum pentoxide (Ta2O5)layer; and
a bottom silicon electrode under the silicon nitride layer.
2. The device of claim 1 , wherein the top metal electrode is comprised of at least one of copper, aluminum, platinum, palladium, rhodium, gold, iridium and silver.
3. The device of claim 1 , wherein the top tantalum pentoxide (Ta2O5) layer includes a thickness that ranges between approximately 10 Angstroms and approximately 40 Angstroms.
4. The device of claim 1 , wherein the top tantalum pentoxide (Ta2O5) layer includes a thickness of at least about 20 Angstroms.
5. The device of claim 1 , further comprising a dielectric thickness that includes respective thicknesses of the top tantalum pentoxide (Ta2O5) layer, the bottom tantalum pentoxide (Ta2O5) layer and the silicon nitride layer, further wherein the thickness of the top tantalum pentoxide (Ta2O5) layer ranges between approximately 14% and approximately 80% of the dielectric thickness.
6. The device of claim 1 , wherein the bottom silicon electrode is comprised of a hemispherical grain-silicon that further includes phosphorous.
7. The device of claim 1 , wherein the top metal electrode comprises a first electrode of a capacitor structure and the bottom silicon electrode comprises an opposing second electrode structure of the capacitor structure, and further wherein the top tantalum pentoxide (Ta2O5) layer, the bottom tantalum pentoxide (Ta2O5) layer and the silicon nitride layer comprise a dielectric structure positioned between the first electrode structure and the second electrode structure.
8. The device of claim 7 , wherein the capacitor structure further comprises a portion of a memory cell in a dynamic random access memory device.
9. A capacitor structure for a semiconductor device, comprising:
a first electrode structure;
a second electrode structure spaced apart from the first electrode structure; and
a dielectric structure interposed between the first electrode structure and the second electrode structure, the dielectric structure further comprising at least two layers of a dielectric material.
10. The capacitor structure of claim 9 , wherein the first electrode structure is comprised of one of an acceptor-doped and a donor-doped semiconductor material.
11. The capacitor structure of claim 9 , wherein the first electrode structure is comprised of at least one of copper, aluminum, platinum, palladium, rhodium, gold, iridium, silver, titanium nitride, tin nitride, ruthenium nitride, zirconium nitride, ruthenium dioxide, tin oxide and titanium monoxide.
12. The capacitor structure of claim 9 , wherein the second electrode structure is comprised of one of an acceptor-doped and a donor-doped semiconductor material.
13. The capacitor structure of claim 9 , wherein the second electrode structure is comprised of at least one of copper, aluminum, platinum, palladium, rhodium, gold, iridium, silver, titanium nitride, tin nitride, ruthenium nitride, zirconium nitride, ruthenium dioxide, tin oxide and titanium monoxide.
14. The capacitor structure of claim 9 , wherein at least one of the dielectric layers is comprised of barium strontium titanate (BST).
15. The capacitor structure of claim 14 , wherein the barium strontium titanate (BST) layer includes a thickness that ranges between approximately 20 Angstroms and approximately 80 Angstroms.
16. The capacitor structure of claim 14 , further comprising a thickness of the dielectric structure, wherein one of the at least two layers of a dielectric material includes a barium strontium titanate (BST) layer having a thickness that ranges between approximately 10% and approximately 40% of the thickness of the dielectric structure.
17. The capacitor structure of claim 9 , wherein at least one of the dielectric layers is comprised of tantalum pentoxide (Ta2O5).
18. The capacitor structure of claim 9 , wherein at least one of the dielectric layers is comprised of silicon nitride.
19. The capacitor structure of claim 9 , wherein one of the at least two layers of a dielectric material includes a tantalum pentoxide layer having a thickness that ranges between approximately 10 Angstroms and approximately 40 Angstroms.
20. The capacitor structure of claim 9 , wherein one of the at least two layers of a dielectric material includes a tantalum pentoxide (Ta2O5) layer having a thickness of at least about 20 Angstroms.
21. The capacitor structure of claim 9 , further comprising a thickness of the dielectric structure, wherein one of the at least two layers of a dielectric material includes a tantalum pentoxide (Ta2O5) layer having a thickness that ranges between approximately 14% and approximately 80% of the thickness of the dielectric structure.
22. The capacitor structure of claim 9 , wherein at least one of the first electrode and the second electrode is comprised of a hemispherical grain-silicon that further includes phosphorous.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/460,021 US20060258113A1 (en) | 2000-06-07 | 2006-07-26 | Capacitor structure |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/589,671 US6617206B1 (en) | 2000-06-07 | 2000-06-07 | Method of forming a capacitor structure |
US10/613,203 US8421140B2 (en) | 2000-06-07 | 2003-07-03 | Dielectric structures |
US11/460,021 US20060258113A1 (en) | 2000-06-07 | 2006-07-26 | Capacitor structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/613,203 Division US8421140B2 (en) | 2000-06-07 | 2003-07-03 | Dielectric structures |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060258113A1 true US20060258113A1 (en) | 2006-11-16 |
Family
ID=27789300
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/589,671 Expired - Lifetime US6617206B1 (en) | 2000-06-07 | 2000-06-07 | Method of forming a capacitor structure |
US10/613,203 Expired - Fee Related US8421140B2 (en) | 2000-06-07 | 2003-07-03 | Dielectric structures |
US11/460,021 Abandoned US20060258113A1 (en) | 2000-06-07 | 2006-07-26 | Capacitor structure |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/589,671 Expired - Lifetime US6617206B1 (en) | 2000-06-07 | 2000-06-07 | Method of forming a capacitor structure |
US10/613,203 Expired - Fee Related US8421140B2 (en) | 2000-06-07 | 2003-07-03 | Dielectric structures |
Country Status (1)
Country | Link |
---|---|
US (3) | US6617206B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040097034A1 (en) * | 2000-06-07 | 2004-05-20 | Sandhu Gurtej S. | Capacitor structure |
US20100207247A1 (en) * | 2009-02-16 | 2010-08-19 | Weon-Hong Kim | Semiconductor Integrated Circuit Device and Method of Fabricating the Same |
US20200273864A1 (en) * | 2019-02-27 | 2020-08-27 | Kepler Computing Inc. | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor |
US10847201B2 (en) | 2019-02-27 | 2020-11-24 | Kepler Computing Inc. | High-density low voltage non-volatile differential memory bit-cell with shared plate line |
US10861861B2 (en) * | 2018-12-14 | 2020-12-08 | Intel Corporation | Memory including a perovskite material |
US11423967B1 (en) | 2021-06-04 | 2022-08-23 | Kepler Computing Inc. | Stacked ferroelectric non-planar capacitors in a memory bit-cell |
US11659714B1 (en) | 2021-05-07 | 2023-05-23 | Kepler Computing Inc. | Ferroelectric device film stacks with texturing layer, and method of forming such |
US11741428B1 (en) | 2022-12-23 | 2023-08-29 | Kepler Computing Inc. | Iterative monetization of process development of non-linear polar material and devices |
US11837268B1 (en) | 2022-03-07 | 2023-12-05 | Kepler Computing Inc. | Multi-element ferroelectric gain memory bit-cell having stacked and folded planar capacitors with lateral offset |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6656835B2 (en) * | 2001-06-21 | 2003-12-02 | Micron Technology, Inc. | Process for low temperature atomic layer deposition of Rh |
US20030003665A1 (en) * | 2001-06-27 | 2003-01-02 | Nakagawa Osamu Samuel | Process for high-dielectric constant metal-insulator metal capacitor in VLSI multi-level metallization systems |
US6551893B1 (en) * | 2001-11-27 | 2003-04-22 | Micron Technology, Inc. | Atomic layer deposition of capacitor dielectric |
DE10203674A1 (en) * | 2002-01-30 | 2003-08-14 | Infineon Technologies Ag | Semiconductor module with an insulation layer and method for producing a semiconductor module with an insulation layer |
US7086718B2 (en) * | 2002-11-23 | 2006-08-08 | Silverbrook Research Pty Ltd | Thermal ink jet printhead with high nozzle areal density |
US20050035429A1 (en) * | 2003-08-15 | 2005-02-17 | Yeh Chih Chieh | Programmable eraseless memory |
US7180123B2 (en) * | 2003-07-21 | 2007-02-20 | Macronix International Co., Ltd. | Method for programming programmable eraseless memory |
US7132350B2 (en) | 2003-07-21 | 2006-11-07 | Macronix International Co., Ltd. | Method for manufacturing a programmable eraseless memory |
KR100519777B1 (en) * | 2003-12-15 | 2005-10-07 | 삼성전자주식회사 | Capacitor of Semiconductor Device and Manucturing Method thereof |
US20060151822A1 (en) * | 2005-01-07 | 2006-07-13 | Shrinivas Govindarajan | DRAM with high K dielectric storage capacitor and method of making the same |
US7316962B2 (en) * | 2005-01-07 | 2008-01-08 | Infineon Technologies Ag | High dielectric constant materials |
US20060151845A1 (en) * | 2005-01-07 | 2006-07-13 | Shrinivas Govindarajan | Method to control interfacial properties for capacitors using a metal flash layer |
JP4837943B2 (en) * | 2005-05-30 | 2011-12-14 | ラピスセミコンダクタ株式会社 | Semiconductor device and manufacturing method thereof |
US7161795B1 (en) * | 2005-09-26 | 2007-01-09 | Ferro Corporation | COG dielectric composition for use with copper electrodes |
US20080253958A1 (en) * | 2006-11-15 | 2008-10-16 | Mccracken Colin G | Production of high-purity titanium monoxide and capacitor production therefrom |
US20080112879A1 (en) * | 2006-11-15 | 2008-05-15 | Mccracken Colin G | Production of high-purity titanium monoxide and capacitor production therefrom |
US20080233420A1 (en) * | 2007-03-23 | 2008-09-25 | Mccracken Colin G | Production of high-purity tantalum flake powder |
CN102446895B (en) * | 2011-10-12 | 2013-12-04 | 上海华力微电子有限公司 | Metal-oxide-metal capacitor and manufacturing method thereof |
CN102446893B (en) * | 2011-10-12 | 2013-10-09 | 上海华力微电子有限公司 | Metal-oxide-metal capacitor |
CN102446891B (en) * | 2011-10-12 | 2014-11-19 | 上海华力微电子有限公司 | Manufacturing method of metal-oxide-metal capacitor |
CN102446894B (en) * | 2011-10-12 | 2014-04-02 | 上海华力微电子有限公司 | High-performance metal-oxide-metal capacitor and manufacturing method thereof |
KR20140008965A (en) * | 2012-07-13 | 2014-01-22 | 에스케이하이닉스 주식회사 | Method for forming semiconductor device |
US10164003B2 (en) * | 2016-01-14 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company Ltd. | MIM capacitor and method of forming the same |
CN107154406B (en) * | 2017-05-12 | 2021-01-26 | 京东方科技集团股份有限公司 | Display substrate, manufacturing method thereof and display device |
KR20190008050A (en) * | 2017-07-14 | 2019-01-23 | 에스케이하이닉스 주식회사 | Ferroelectric Memory Device |
CN110970557A (en) * | 2018-09-28 | 2020-04-07 | 中芯国际集成电路制造(上海)有限公司 | Capacitor device and method of forming the same |
US10833092B2 (en) * | 2019-01-23 | 2020-11-10 | Micron Technology, Inc. | Methods of incorporating leaker-devices into capacitor configurations to reduce cell disturb, and capacitor configurations incorporating leaker-devices |
US11049864B2 (en) * | 2019-05-17 | 2021-06-29 | Micron Technology, Inc. | Apparatuses including capacitor structures, and related memory devices, electronic systems, and methods |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5187638A (en) * | 1992-07-27 | 1993-02-16 | Micron Technology, Inc. | Barrier layers for ferroelectric and pzt dielectric on silicon |
US5290609A (en) * | 1991-03-25 | 1994-03-01 | Tokyo Electron Limited | Method of forming dielectric film for semiconductor devices |
US5335138A (en) * | 1993-02-12 | 1994-08-02 | Micron Semiconductor, Inc. | High dielectric constant capacitor and method of manufacture |
US5440157A (en) * | 1992-07-17 | 1995-08-08 | Kabushiki Kaisha Toshiba | Semiconductor integrated-circuit capacitor having a carbon film electrode |
US5489548A (en) * | 1994-08-01 | 1996-02-06 | Texas Instruments Incorporated | Method of forming high-dielectric-constant material electrodes comprising sidewall spacers |
US5506166A (en) * | 1993-04-02 | 1996-04-09 | Micron Technology, Inc. | Method for forming capacitor compatible with high dielectric constant materials having a low contact resistance layer |
US5654222A (en) * | 1995-05-17 | 1997-08-05 | Micron Technology, Inc. | Method for forming a capacitor with electrically interconnected construction |
US5686748A (en) * | 1995-02-27 | 1997-11-11 | Micron Technology, Inc. | Dielectric material and process to create same |
US5688724A (en) * | 1992-07-02 | 1997-11-18 | National Semiconductor Corporation | Method of providing a dielectric structure for semiconductor devices |
US5841186A (en) * | 1997-08-19 | 1998-11-24 | United Microelectronics Corp. | Composite dielectric films |
US6172385B1 (en) * | 1998-10-30 | 2001-01-09 | International Business Machines Corporation | Multilayer ferroelectric capacitor structure |
US6174564B1 (en) * | 1991-12-13 | 2001-01-16 | Symetrix Corporation | Method of making metal polyoxyalkylated precursor solutions |
US6177305B1 (en) * | 1998-12-17 | 2001-01-23 | Lsi Logic Corporation | Fabrication of metal-insulator-metal capacitive structures |
US6200874B1 (en) * | 1997-08-22 | 2001-03-13 | Micron Technology, Inc. | Methods for use in forming a capacitor |
US6207489B1 (en) * | 1999-01-05 | 2001-03-27 | Samsung Electronics Co., Ltd. | Method for manufacturing capacitor of semiconductor memory device having tantalum oxide film |
US6228702B1 (en) * | 1998-11-30 | 2001-05-08 | Nec Corporation | Method of manufacturing semiconductor device |
US6235572B1 (en) * | 1998-06-19 | 2001-05-22 | Hitachi, Ltd. | Method of making a memory cell having two layered tantalum oxide films |
US6307371B1 (en) * | 1999-05-21 | 2001-10-23 | Bruker Analytik Gmbh | Probehead for nuclear magnetic resonance measurements |
US6362068B1 (en) * | 1993-03-31 | 2002-03-26 | Texas Instruments Incorporated | Electrode interface for high-dielectric-constant materials |
US6403441B1 (en) * | 1998-06-30 | 2002-06-11 | Oki Electric Industry Co., Ltd. | Method for fabricating storage capacitor using high dielectric constant material |
US6586790B2 (en) * | 1998-07-24 | 2003-07-01 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US6933225B2 (en) * | 2000-03-07 | 2005-08-23 | Asm International N.V. | Graded thin films |
US7294544B1 (en) * | 1999-02-12 | 2007-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of making a metal-insulator-metal capacitor in the CMOS process |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5392189A (en) * | 1993-04-02 | 1995-02-21 | Micron Semiconductor, Inc. | Capacitor compatible with high dielectric constant materials having two independent insulative layers and the method for forming same |
JP3113141B2 (en) * | 1993-12-28 | 2000-11-27 | シャープ株式会社 | Ferroelectric crystal thin film coated substrate, method of manufacturing the same, and ferroelectric thin film device using ferroelectric crystal thin film coated substrate |
JP3133922B2 (en) * | 1995-06-09 | 2001-02-13 | シャープ株式会社 | Ferroelectric thin film coated substrate, method of manufacturing the same, and capacitor structure element |
KR0183732B1 (en) * | 1995-09-01 | 1999-03-20 | 김광호 | Method of manufacturing semiconductor device capacitor |
US6358810B1 (en) * | 1998-07-28 | 2002-03-19 | Applied Materials, Inc. | Method for superior step coverage and interface control for high K dielectric capacitors and related electrodes |
JP2000349245A (en) * | 1999-06-02 | 2000-12-15 | Sony Corp | Dielectric capacitor, memory and manufacture of the same |
US6617206B1 (en) | 2000-06-07 | 2003-09-09 | Micron Technology, Inc. | Method of forming a capacitor structure |
-
2000
- 2000-06-07 US US09/589,671 patent/US6617206B1/en not_active Expired - Lifetime
-
2003
- 2003-07-03 US US10/613,203 patent/US8421140B2/en not_active Expired - Fee Related
-
2006
- 2006-07-26 US US11/460,021 patent/US20060258113A1/en not_active Abandoned
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5290609A (en) * | 1991-03-25 | 1994-03-01 | Tokyo Electron Limited | Method of forming dielectric film for semiconductor devices |
US6174564B1 (en) * | 1991-12-13 | 2001-01-16 | Symetrix Corporation | Method of making metal polyoxyalkylated precursor solutions |
US5688724A (en) * | 1992-07-02 | 1997-11-18 | National Semiconductor Corporation | Method of providing a dielectric structure for semiconductor devices |
US5440157A (en) * | 1992-07-17 | 1995-08-08 | Kabushiki Kaisha Toshiba | Semiconductor integrated-circuit capacitor having a carbon film electrode |
US5187638A (en) * | 1992-07-27 | 1993-02-16 | Micron Technology, Inc. | Barrier layers for ferroelectric and pzt dielectric on silicon |
US5335138A (en) * | 1993-02-12 | 1994-08-02 | Micron Semiconductor, Inc. | High dielectric constant capacitor and method of manufacture |
US6362068B1 (en) * | 1993-03-31 | 2002-03-26 | Texas Instruments Incorporated | Electrode interface for high-dielectric-constant materials |
US5506166A (en) * | 1993-04-02 | 1996-04-09 | Micron Technology, Inc. | Method for forming capacitor compatible with high dielectric constant materials having a low contact resistance layer |
US5489548A (en) * | 1994-08-01 | 1996-02-06 | Texas Instruments Incorporated | Method of forming high-dielectric-constant material electrodes comprising sidewall spacers |
US5686748A (en) * | 1995-02-27 | 1997-11-11 | Micron Technology, Inc. | Dielectric material and process to create same |
US5654222A (en) * | 1995-05-17 | 1997-08-05 | Micron Technology, Inc. | Method for forming a capacitor with electrically interconnected construction |
US5841186A (en) * | 1997-08-19 | 1998-11-24 | United Microelectronics Corp. | Composite dielectric films |
US6200874B1 (en) * | 1997-08-22 | 2001-03-13 | Micron Technology, Inc. | Methods for use in forming a capacitor |
US6235572B1 (en) * | 1998-06-19 | 2001-05-22 | Hitachi, Ltd. | Method of making a memory cell having two layered tantalum oxide films |
US6403441B1 (en) * | 1998-06-30 | 2002-06-11 | Oki Electric Industry Co., Ltd. | Method for fabricating storage capacitor using high dielectric constant material |
US6586790B2 (en) * | 1998-07-24 | 2003-07-01 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US6172385B1 (en) * | 1998-10-30 | 2001-01-09 | International Business Machines Corporation | Multilayer ferroelectric capacitor structure |
US6228702B1 (en) * | 1998-11-30 | 2001-05-08 | Nec Corporation | Method of manufacturing semiconductor device |
US6177305B1 (en) * | 1998-12-17 | 2001-01-23 | Lsi Logic Corporation | Fabrication of metal-insulator-metal capacitive structures |
US6207489B1 (en) * | 1999-01-05 | 2001-03-27 | Samsung Electronics Co., Ltd. | Method for manufacturing capacitor of semiconductor memory device having tantalum oxide film |
US7294544B1 (en) * | 1999-02-12 | 2007-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of making a metal-insulator-metal capacitor in the CMOS process |
US6307371B1 (en) * | 1999-05-21 | 2001-10-23 | Bruker Analytik Gmbh | Probehead for nuclear magnetic resonance measurements |
US6933225B2 (en) * | 2000-03-07 | 2005-08-23 | Asm International N.V. | Graded thin films |
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8421140B2 (en) | 2000-06-07 | 2013-04-16 | Micron Technology, Inc. | Dielectric structures |
US20040097034A1 (en) * | 2000-06-07 | 2004-05-20 | Sandhu Gurtej S. | Capacitor structure |
US20100207247A1 (en) * | 2009-02-16 | 2010-08-19 | Weon-Hong Kim | Semiconductor Integrated Circuit Device and Method of Fabricating the Same |
US8809999B2 (en) * | 2009-02-16 | 2014-08-19 | Samsung Electronics Co., Ltd. | Semiconductor integrated circuit device and method of fabricating the same |
US20140273392A1 (en) * | 2009-02-16 | 2014-09-18 | Samsung Electronics Co., Ltd. | Semiconductor integrated circuit device and method of fabricating the same |
US8940611B2 (en) * | 2009-02-16 | 2015-01-27 | Samsung Electronics Co., Ltd. | Semiconductor integrated circuit device and method of fabricating the same |
KR101526182B1 (en) * | 2009-02-16 | 2015-06-05 | 삼성전자 주식회사 | Semiconductor integrated circuit device and fabficating method the same |
US10861861B2 (en) * | 2018-12-14 | 2020-12-08 | Intel Corporation | Memory including a perovskite material |
US10847201B2 (en) | 2019-02-27 | 2020-11-24 | Kepler Computing Inc. | High-density low voltage non-volatile differential memory bit-cell with shared plate line |
US10998025B2 (en) | 2019-02-27 | 2021-05-04 | Kepler Computing, Inc. | High-density low voltage non-volatile differential memory bit-cell with shared plate-line |
US11476260B2 (en) | 2019-02-27 | 2022-10-18 | Kepler Computing Inc. | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor |
US11476261B2 (en) | 2019-02-27 | 2022-10-18 | Kepler Computing Inc. | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor |
US11482529B2 (en) * | 2019-02-27 | 2022-10-25 | Kepler Computing Inc. | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor |
US20200273864A1 (en) * | 2019-02-27 | 2020-08-27 | Kepler Computing Inc. | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor |
US11659714B1 (en) | 2021-05-07 | 2023-05-23 | Kepler Computing Inc. | Ferroelectric device film stacks with texturing layer, and method of forming such |
US11744081B1 (en) | 2021-05-07 | 2023-08-29 | Kepler Computing Inc. | Ferroelectric device film stacks with texturing layer which is part of a bottom electrode, and method of forming such |
US11716858B1 (en) | 2021-05-07 | 2023-08-01 | Kepler Computing Inc. | Ferroelectric device film stacks with texturing layer which is part of a bottom electrode and a barrier, and method of forming such |
US11514967B1 (en) | 2021-06-04 | 2022-11-29 | Kepler Computing Inc. | Non-linear polar material based differential multi-memory element gain bit-cell |
US11514966B1 (en) | 2021-06-04 | 2022-11-29 | Kepler Computing Inc. | Non-linear polar material based multi-memory element bit-cell with multi-level storage |
US11521667B1 (en) | 2021-06-04 | 2022-12-06 | Kepler Computing Inc. | Stacked ferroelectric planar capacitors in a memory bit-cell |
US11527277B1 (en) | 2021-06-04 | 2022-12-13 | Kepler Computing Inc. | High-density low voltage ferroelectric memory bit-cell |
US11527278B1 (en) | 2021-06-04 | 2022-12-13 | Kepler Computing Inc. | Non-linear polar material based memory bit-cell with multi-level storage by applying different time pulse widths |
US11532342B1 (en) | 2021-06-04 | 2022-12-20 | Kepler Computing Inc. | Non-linear polar material based differential multi-memory element bit-cell |
US11532635B1 (en) | 2021-06-04 | 2022-12-20 | Kepler Computing Inc. | High-density low voltage multi-element ferroelectric gain memory bit-cell with pillar capacitors |
US11545204B1 (en) | 2021-06-04 | 2023-01-03 | Kepler Computing Inc. | Non-linear polar material based memory bit-cell with multi-level storage by applying different voltage levels |
US11605411B1 (en) | 2021-06-04 | 2023-03-14 | Kepler Computing Inc. | Method of forming stacked ferroelectric planar capacitors in a memory bit-cell |
US11521666B1 (en) | 2021-06-04 | 2022-12-06 | Kepler Computing Inc. | High-density low voltage multi-element ferroelectric gain memory bit-cell with planar capacitors |
US11501813B1 (en) | 2021-06-04 | 2022-11-15 | Kepler Computing Inc. | Method of forming stacked ferroelectric non- planar capacitors in a memory bit-cell |
US11810608B1 (en) | 2021-06-04 | 2023-11-07 | Kepler Computing Inc. | Manganese or scandium doped multi-element non-linear polar material gain memory bit-cell |
US11423967B1 (en) | 2021-06-04 | 2022-08-23 | Kepler Computing Inc. | Stacked ferroelectric non-planar capacitors in a memory bit-cell |
US11837268B1 (en) | 2022-03-07 | 2023-12-05 | Kepler Computing Inc. | Multi-element ferroelectric gain memory bit-cell having stacked and folded planar capacitors with lateral offset |
US11903219B1 (en) | 2022-03-07 | 2024-02-13 | Kepler Computing Inc. | Multi-element ferroelectric gain memory bit-cell having stacked and folded planar capacitors |
US11910618B1 (en) | 2022-03-07 | 2024-02-20 | Kepler Computing Inc. | Multi-element ferroelectric gain memory bit-cell having stacked and folded non-planar capacitors |
US11955153B1 (en) | 2022-03-07 | 2024-04-09 | Kepler Computing Inc. | Multi-element gain memory bit-cell having stacked and folded planar memory elements with and without offset |
US11741428B1 (en) | 2022-12-23 | 2023-08-29 | Kepler Computing Inc. | Iterative monetization of process development of non-linear polar material and devices |
Also Published As
Publication number | Publication date |
---|---|
US20040097034A1 (en) | 2004-05-20 |
US6617206B1 (en) | 2003-09-09 |
US8421140B2 (en) | 2013-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6617206B1 (en) | Method of forming a capacitor structure | |
EP1383162B1 (en) | Deposition method of dielectric layer | |
US6144060A (en) | Integrated circuit devices having buffer layers therein which contain metal oxide stabilized by heat treatment under low temperature | |
US6881642B2 (en) | Method of forming a MIM capacitor with metal nitride electrode | |
US7005695B1 (en) | Integrated circuitry including a capacitor with an amorphous and a crystalline high K capacitor dielectric region | |
US6800889B2 (en) | Semiconductor device and fabrication method thereof | |
US6162744A (en) | Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers | |
US20070075345A1 (en) | Platinum stuffed with silicon oxide as a diffusion oxygen barrier for semiconductor devices | |
US6727140B2 (en) | Capacitor with high dielectric constant materials and method of making | |
US20060154382A1 (en) | Capacitor with high dielectric constant materials and method of making | |
US6117689A (en) | Stable high-dielectric-constant material electrode and method | |
US6828190B2 (en) | Method for manufacturing capacitor of semiconductor device having dielectric layer of high dielectric constant | |
US6495428B1 (en) | Method of making a capacitor with oxygenated metal electrodes and high dielectric constant materials | |
KR20010083237A (en) | Semiconductor memory device | |
JP3173451B2 (en) | Semiconductor device and manufacturing method thereof | |
US7049650B1 (en) | Semiconductor device | |
JP4109304B2 (en) | Semiconductor device and manufacturing method thereof | |
KR20000014388A (en) | Ferroelectric memory capacitor and forming method thereof | |
US20030203567A1 (en) | Method of fabricating capacitor with two step annealing in semiconductor device | |
KR100448242B1 (en) | Method for fabricating capacitor top electrode in semiconductor device | |
KR19990080412A (en) | High dielectric constant capacitor with double dielectric film and manufacturing method | |
KR19990055176A (en) | Manufacturing method of high dielectric capacitor of semiconductor device | |
KR20040001902A (en) | Method for fabricating capacitor in semiconductor device | |
KR20040060083A (en) | Method for forming capacitor having metal oxide bottom electrode in semiconductor | |
KR20040001946A (en) | Method for fabricating capacitor in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |