US20060255887A1 - Integrated circuit with adjusting elements and method for its manufacture - Google Patents
Integrated circuit with adjusting elements and method for its manufacture Download PDFInfo
- Publication number
- US20060255887A1 US20060255887A1 US11/431,061 US43106106A US2006255887A1 US 20060255887 A1 US20060255887 A1 US 20060255887A1 US 43106106 A US43106106 A US 43106106A US 2006255887 A1 US2006255887 A1 US 2006255887A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- track
- terminal pad
- semiconductor material
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 33
- 238000000034 method Methods 0.000 title claims abstract description 14
- 239000004065 semiconductor Substances 0.000 claims abstract description 50
- 239000000463 material Substances 0.000 claims abstract description 32
- 239000002184 metal Substances 0.000 claims description 27
- 238000001465 metallisation Methods 0.000 claims description 16
- 239000000758 substrate Substances 0.000 description 18
- 238000000926 separation method Methods 0.000 description 6
- 230000000903 blocking effect Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 238000002955 isolation Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 241000239290 Araneae Species 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
Definitions
- the present invention relates to an integrated circuit with adjusting elements, which are connected in a first manufacturing stage via tracks to terminal pads lying outside the integrated circuit. Furthermore, the invention also relates to a method for manufacturing such an integrated circuit.
- Integrated circuits with adjusting elements are known in the conventional art.
- the adjusting elements typically have, for example, a parallel connection of a resistor and a diode, whereby the adjusting element lies between a positive potential, prevailing within the integrated circuit, and a reference potential, which prevails in the semiconductor substrate of the integrated circuit.
- the adjusting element is connected via the track to a terminal pad lying outside the integrated circuit, a so-called zap pad.
- Current pulses, with which the diode is shifted optionally to a permanently conductive state are supplied if appropriate via the terminal pad and the track to the adjusting elements, so that the resistor lying parallel to the diode is optionally bypassed.
- Electrical parameters of the integrated circuit are adjusted once bit-by-bit by this one-time process within the scope of the manufacturing process, whereby the conductivity state of the diode (permanently conducting or permanently blocking) corresponds to a bit.
- the integrated circuit produced together with other integrated circuits on a wafer is diced.
- the dicing usually occurs by a mechanical separating process, for example, by a saw cut, which is made through the terminal pads lying outside the integrated circuit.
- the integrated circuits produced on a wafer are separated from one another by a scribe line.
- the saw cut is made within the scribe line.
- the potentials prevailing in the semiconductor substrate can act within the adjusting element via the metal bridge formed, for example, by a metal chip and in an undesirable way alter the electrical parameters, which were in fact to be set by the adjusting process.
- Metal bridges of this type therefore produce a shunt between the reference potential in the semiconductor substrate and the affected adjusting element.
- the object of the present invention is to provide an integrated circuit with adjusting elements, in which such a shunt risk is minimized. Furthermore, the object of the invention is to provide a method for manufacturing this type of integrated circuit with a minimized shunt risk between the adjusting elements and the semiconductor material of the integrated circuit during dicing of integrated circuits.
- At least one of the tracks lies on a surface of a region, which includes semiconductor material and is isolated by a pn junction from additional semiconductor material, which is adjacent to the region.
- this object is achieved by a method of the aforementioned type in that at least one region of semiconductor material is produced, which is isolated by a pn junction from additional semiconductor material, which is adjacent to the region, and a track is produced on the region of semiconductor material.
- the aforementioned shunt risk is minimized by these features.
- the pn junction represents an additional isolation structure, which is integrated within the depth of the semiconductor substrate and requires no additional volume. Also, no additional manufacturing steps are necessary, because the region can be produced more or less alongside the lithography, masking, and doping steps taking place in any event for structuring the integrated circuit.
- the expansion of the region and thereby the distancing of the isolating pn junction from cut-through metal cross sections can be adjusted both in the lateral and vertical direction by control of process parameters in the aforementioned steps without negatively impacting the area available for the integrated circuit.
- the at least one track can run between the integrated circuit and an edge of the terminal pad, whose distance to the integrated circuit is smaller than the distances between other edges of the terminal pad and the integrated circuit.
- the track in this embodiment runs between the terminal pad and the integrated circuit. Due to this space-saving arrangement, at a given lateral expansion of the integrated circuit and the terminal pads, a maximum number of terminal pads can be placed on a side of the integrated circuit, which results in a corresponding maximum number of adjustment options.
- a remainder of the terminal pad and/or the track still connected to the integrated circuit after dicing of the integrated circuit can be completely isolated from the neighboring semiconductor material by the region and the pn junction.
- the region therefore extends under the track at least up to one of the separation planes forming during the dicing.
- the at least one track runs partially beside a terminal pad and in the first manufacturing stage is connected to the terminal pad and in a second manufacturing stage is separated from the terminal pad.
- This embodiment already represents an alternative solution to the aforementioned object in conjunction with the category-defining features.
- the track in the separating plane has a smaller cross section than the terminal pad. Because the track in the second manufacturing stage is separated from the terminal pad, the metal cross section causing the potential shunts is limited to the smaller cross section of the track, which further reduces the probability of shunts.
- the cross section of the track can be smaller by three powers of ten than the cross section of the terminal pad. Because the larger cross section of the terminal pad in the second manufacturing stage is no longer connected via the track to the adjusting element, metal bridges from the cross section of the terminal pad can have no effect on the adjusting element. For this reason, the features of this embodiment can achieve the aforementioned object both in addition to the blocking layer isolation and also alone.
- the track is covered at least partially by a passivating layer.
- the passivating layer which can include, for example, an oxide or nitride of the semiconductor material, reduces the mechanical stress, which acts on the cross section of the track during the dicing step.
- the likelihood of the occurrence of metal smearing is already reduced by reduction of the mechanical stress.
- the terminal pads and the at least one track in an integrated circuit with a first metallization level, which is at a small distance to the semiconductor material of the circuit, and a second metallization level, which is at a greater distance to the semiconductor material, can have only the metal of the second metallization level.
- the terminal pad is realized by an arrangement of the first metallization level and the second metallization level one on top of the other. Because in the embodiment mentioned here only the second metallization level, which is at a greater distance to the semiconductor material, is used for the outward connection of the adjusting element, reduction of the metal cross section in the separation plane occurs and thereby a reduction of the size of possible metal bridges, which could cause shunts.
- the track can be produced between the integrated circuit and an edge of the terminal pad, whose distance to the integrated circuit is smaller than the distances between the other edges of the terminal pad and the integrated circuit, so that at least one subsection, facing the track, of the terminal pad also lies within the region.
- the circuit is placed on a wafer together with other integrated circuits and is separated by a dicing step from the other integrated circuits in such a way that in a second manufacturing stage the subsection is totally isolated by the pn junction from the neighboring semiconductor material.
- the track can be covered at least partially by a passivating layer before the dicing step.
- the at least one track is produced in such a way that it runs partially beside a terminal pad, in the first manufacturing stage the circuit is placed on a wafer together with other integrated circuits, and in a second manufacturing stage is separated by a dicing step from the other integrated circuits in such a way that a remainder of the track is separated from the terminal pad.
- FIG. 1 is a plan view of a portion of an integrated circuit with an adjusting element and terminal pads lying outside the integrated circuit;
- FIG. 2 is a section through the integrated circuit of FIG. 1 ;
- FIG. 3 is a plan view of an alternative embodiment of the integrated circuit with an alternative routing of tracks
- FIG. 4 is a section through the integrated circuit of FIG. 3 ;
- FIG. 5 is a section through an integrated circuit which has two metallization planes.
- FIG. 1 shows an integrated circuit 10 with an adjusting element 12 , which is shown here as representative of many of the adjusting elements of integrated circuit 10 and has an ohmic resistor 14 and a diode 16 parallel thereto.
- adjusting element 12 lies between a first terminal 18 of the integrated circuit 10 and a second terminal 20 , which represents a connection of adjusting element 12 to a track 22 . 1 leading out of integrated circuit 10 .
- the track 22 . 1 leads to a terminal pad 24 . 1 , by means of which second terminal 20 can be connected to a measuring and adjusting device, which is not shown in FIG. 1 .
- the measuring and adjusting device has, e.g., a contact spider, the legs of which are placed on terminal pad 24 . 1 and other terminal pads 24 . 2 , etc., and by means of which electrical pulses are fed into adjusting element 12 .
- the electrical pulses are predefined in such a way that the function (blocking action for a current direction) of diode 16 is optionally retained or shifted once to a permanently conducting state (no blocking action), in which resistor 14 is bypassed for both possible current directions by diode 16 .
- integrated circuit 10 parameters which can be influenced via first terminal 18 of adjusting element 12 are set bit by bit.
- an adjusting element 12 may also have a different structure than the one shown in FIG. 1 .
- the presentation of the internal structure of the adjusting element in FIG. 1 therefore only serves to illustrate the basic principle of adjusting elements 12 of this type.
- track 22 . 1 runs parallel to the shortest possible connection between terminal pad 24 . 1 and second terminal 20 in integrated circuit 10 .
- the at least one track 22 . 1 runs between integrated circuit 10 and an edge 26 . 1 of terminal pad 24 . 1 , whose distance to integrated circuit 10 is smaller than the distances between other edges 26 . 2 , 26 . 3 of terminal pad 24 . 1 and integrated circuit 10 .
- Integrated circuit 10 in the presentation of FIG. 1 is located together with other integrated circuits in a first manufacturing stage on a mutual wafer. After the described adjustment of its electrical parameters, integrated circuit 10 is transferred to a second manufacturing stage for a dicing step. Dicing occurs, for example, by a saw cut within a scribe line. The saw cut line 28 goes through terminal pads 24 . 1 , 24 . 2 , which are no longer necessary after the adjustment, so that these are destroyed.
- FIG. 2 shows a view of the cut surface (sawed area) of a diced integrated circuit 10 of FIG. 1 , which was cut through lengthwise along the line II-II.
- the right half of FIG. 2 with the cut through terminal pad 24 . 2 shows the theoretical ideal case of a saw cut, which does not change the structure of integrated circuit 10 in the separated area.
- a dielectric layer 32 lying between a semiconductor substrate 30 and terminal pad 24 . 2 is not damaged and smearing of the metal of terminal pad 24 . 2 also does not occur.
- the mechanical stress occurring during sawing in fact causes structural changes, as they are shown in the left half of FIG. 2 .
- Particularly critical is a formation of chips of the metal of the terminal pads or smearing of the metal of the terminal pads, thus changes in the cross section of the metallic terminal pads by plastic deformations.
- plastic deformations can lead to metal bridges 34 , 36 , which extend beyond dielectric layer 32 into the underlying semiconductor material of semiconductor substrate 30 . Without further countermeasures, this can lead to the situation that a reference potential, prevailing in semiconductor substrate 30 , has an undesirable effect on the previously adjusted electrical parameters of integrated circuit 10 via metal bridges 34 , 36 and the remainder of terminal pad 24 .
- such undesirable leak currents are prevented by a region 38 of the semiconductor material, which is isolated by a pn junction 40 from additional semiconductor material of semiconductor substrate 30 , which is adjacent to region 38 .
- the semiconductor material of region 38 therefore has a different conductivity type than the adjacent semiconductor material of semiconductor substrate 30 . If the semiconductor substrate 30 has a p conductivity type, the semiconductor material of region 38 has an n conductivity.
- region 38 must have a sufficient expansion. It must therefore in each case lie within the plane of the saw cut II-II in FIG. 1 and be so deep and wide in FIG. 2 that it is also not bridged by metal bridges 34 , 36 . According to the invention, an expansion of about 10 ⁇ into the depth of semiconductor substrate 30 and a lateral projection of about 10 ⁇ in each case, measured from the right and left edge of terminal pad 24 . 1 , is sufficient for this. It is understood, however, that depending on mechanical stress which occurs during the sawing process, and depending on the cross-sectional area of the cut metal, different values may also be necessary.
- the region is preferably expanded so far in the direction of track 22 . 1 of FIG. 1 that it extends below track 22 . 1 to assure that the cut plane II-II of FIG. 1 definitely runs through region 38 also with a shift of the saw cut line 28 due to manufacturing tolerances.
- region 38 should also extend slightly under terminal pad 24 . 1 . This assures that a remainder of the pad 24 . 1 and/or track 22 . 1 still connected to integrated circuit 10 after dicing of integrated circuit 10 is completely isolated from the neighboring semiconductor material of semiconductor substrate 30 by region 38 and pn junction 40 .
- the dashed line 42 in FIG. 1 indicates possible bounds of region 38 and thereby of pn junction 40 in a view from above.
- FIG. 3 shows an alternative course of tracks 22 . 1 , 22 . 2 , which in a first manufacturing stage connect terminal pads 24 . 1 , 24 . 2 with integrated circuit 10 .
- the electrically conductive paths 22 . 1 , 22 . 2 here no longer run on the shortest route between terminal pads 24 . 1 , 24 . 2 and integrated circuit 10 , but in each case partially beside a terminal pad 24 . 1 , 24 . 2 at a distance d, in order to then bend into an L shape and to connect terminal pads 24 . 1 , 24 . 2 laterally to an edge 26 . 2 or also from the back, to an edge 26 . 3 .
- FIG. 4 shows the cut area, formed lengthwise along the line IV-IV in FIG. 3 , of integrated circuit 10 .
- metal bridges 34 . 1 , 36 . 1 , 34 . 2 , 36 . 2 of terminal pads 24 . 1 , 24 . 2 can no longer have a negative effect on integrated circuit 10 . Leak currents can still be carried at all only by plastic deformations, forming metal bridges 37 . 1 , 37 . 2 , of cross sections of tracks 22 . 1 and 22 . 2 .
- region 38 and semiconductor substrate 30 in the explanation for FIG. 2 apply to the doping of regions 44 and 46 , which determines the conductivity type of regions 44 and 46 , and for the conductivity type of the semiconductor substrate 30 surrounding regions 44 , 46 ,
- tracks 22 . 1 , 22 . 2 may be covered before the adjustment with a passivating layer 52 , which during the subsequent dicing step reduces the mechanical stress acting on the cross section of tracks 22 . 1 , 22 . 2 .
- the terminal pads 24 . 1 , 24 . 2 in contrast, can be simply covered with passivating layer 52 , because they must be contacted from outside for the adjustment.
- the first measure includes the formation of regions 44 , 46 and pn junctions 48 , 50 below tracks 22 . 1 , 22 . 2 .
- the second measure includes the modified routing, which leads to a separation of the remainder of terminal pads 24 . 1 and 24 . 2 from tracks 22 . 1 , 22 . 2 in the second manufacturing stage of integrated circuit 10 after the dicing step.
- the third measure includes the covering of the tracks with a passivating layer 52 , for example, a protective oxide.
- FIG. 5 illustrates an additional difference to the conventional art, which is also realized preferably in combination with at least one of the noted measures.
- integrated circuits 10 have at least two metallization levels 54 , 56 , whereby the terminal pads in the conventional art are realized by a stack of terminal pads of a first metallization level 54 and a second metallization level 56 .
- a relatively large metal cross-sectional area forms, from which accordingly large metal bridges can grow due to plastic deformations.
- FIG. 5 illustrates an additional difference to the conventional art, which is also realized preferably in combination with at least one of the noted measures.
- integrated circuits 10 have at least two metallization levels 54 , 56 , whereby the terminal pads in the conventional art are realized by a stack of terminal pads of a first metallization level 54 and a second metallization level 56 .
- This additional dielectric layer 58 brings the additional advantage that the distance between the terminal pads and semiconductor substrate 30 is increased further, which also reduces the probability of the formation of shunts during the dicing step.
Abstract
Description
- This nonprovisional application claims priority under 35 U.S.C. § 119(a) on German Patent Application No. DE 2005022600, which was filed in Germany on May 10, 2005, and which is herein incorporated by reference.
- 1. Field of the Invention
- The present invention relates to an integrated circuit with adjusting elements, which are connected in a first manufacturing stage via tracks to terminal pads lying outside the integrated circuit. Furthermore, the invention also relates to a method for manufacturing such an integrated circuit.
- 2. Description of the Background Art
- Integrated circuits with adjusting elements are known in the conventional art. The adjusting elements typically have, for example, a parallel connection of a resistor and a diode, whereby the adjusting element lies between a positive potential, prevailing within the integrated circuit, and a reference potential, which prevails in the semiconductor substrate of the integrated circuit. The adjusting element is connected via the track to a terminal pad lying outside the integrated circuit, a so-called zap pad. Current pulses, with which the diode is shifted optionally to a permanently conductive state, are supplied if appropriate via the terminal pad and the track to the adjusting elements, so that the resistor lying parallel to the diode is optionally bypassed. Electrical parameters of the integrated circuit are adjusted once bit-by-bit by this one-time process within the scope of the manufacturing process, whereby the conductivity state of the diode (permanently conducting or permanently blocking) corresponds to a bit.
- After the adjustment, the integrated circuit produced together with other integrated circuits on a wafer is diced. The dicing usually occurs by a mechanical separating process, for example, by a saw cut, which is made through the terminal pads lying outside the integrated circuit. For dicing, the integrated circuits produced on a wafer are separated from one another by a scribe line. The saw cut is made within the scribe line. During the dicing, it can happen that the metal of the terminal pads in the separation plane is smeared by chip formation or by plastic deformation resulting from mechanical stress, so that dielectric layers lying between the semiconductor material and the terminal pads are bridged within the depth of the semiconductor material of the integrated circuit. In this case, the potentials prevailing in the semiconductor substrate can act within the adjusting element via the metal bridge formed, for example, by a metal chip and in an undesirable way alter the electrical parameters, which were in fact to be set by the adjusting process. Metal bridges of this type therefore produce a shunt between the reference potential in the semiconductor substrate and the affected adjusting element.
- It is therefore an object of the present invention to provide an integrated circuit with adjusting elements, in which such a shunt risk is minimized. Furthermore, the object of the invention is to provide a method for manufacturing this type of integrated circuit with a minimized shunt risk between the adjusting elements and the semiconductor material of the integrated circuit during dicing of integrated circuits.
- This object is achieved in an integrated circuit, in that at least one of the tracks lies on a surface of a region, which includes semiconductor material and is isolated by a pn junction from additional semiconductor material, which is adjacent to the region.
- Furthermore, this object is achieved by a method of the aforementioned type in that at least one region of semiconductor material is produced, which is isolated by a pn junction from additional semiconductor material, which is adjacent to the region, and a track is produced on the region of semiconductor material. The aforementioned shunt risk is minimized by these features. The pn junction represents an additional isolation structure, which is integrated within the depth of the semiconductor substrate and requires no additional volume. Also, no additional manufacturing steps are necessary, because the region can be produced more or less alongside the lithography, masking, and doping steps taking place in any event for structuring the integrated circuit. The expansion of the region and thereby the distancing of the isolating pn junction from cut-through metal cross sections can be adjusted both in the lateral and vertical direction by control of process parameters in the aforementioned steps without negatively impacting the area available for the integrated circuit. In view of embodiments of the circuit, the at least one track can run between the integrated circuit and an edge of the terminal pad, whose distance to the integrated circuit is smaller than the distances between other edges of the terminal pad and the integrated circuit.
- In other words, the track in this embodiment runs between the terminal pad and the integrated circuit. Due to this space-saving arrangement, at a given lateral expansion of the integrated circuit and the terminal pads, a maximum number of terminal pads can be placed on a side of the integrated circuit, which results in a corresponding maximum number of adjustment options.
- Also, a remainder of the terminal pad and/or the track still connected to the integrated circuit after dicing of the integrated circuit can be completely isolated from the neighboring semiconductor material by the region and the pn junction.
- The region therefore extends under the track at least up to one of the separation planes forming during the dicing. The risk of shunts, which could arise as a result of metal smearing occurring during the dicing in the separation planes, is minimized thereby.
- In an alternative embodiment, the at least one track runs partially beside a terminal pad and in the first manufacturing stage is connected to the terminal pad and in a second manufacturing stage is separated from the terminal pad.
- This embodiment already represents an alternative solution to the aforementioned object in conjunction with the category-defining features.
- The track in the separating plane has a smaller cross section than the terminal pad. Because the track in the second manufacturing stage is separated from the terminal pad, the metal cross section causing the potential shunts is limited to the smaller cross section of the track, which further reduces the probability of shunts. The cross section of the track can be smaller by three powers of ten than the cross section of the terminal pad. Because the larger cross section of the terminal pad in the second manufacturing stage is no longer connected via the track to the adjusting element, metal bridges from the cross section of the terminal pad can have no effect on the adjusting element. For this reason, the features of this embodiment can achieve the aforementioned object both in addition to the blocking layer isolation and also alone.
- It is preferred, furthermore, that the track is covered at least partially by a passivating layer.
- The passivating layer, which can include, for example, an oxide or nitride of the semiconductor material, reduces the mechanical stress, which acts on the cross section of the track during the dicing step. The likelihood of the occurrence of metal smearing is already reduced by reduction of the mechanical stress.
- The terminal pads and the at least one track in an integrated circuit with a first metallization level, which is at a small distance to the semiconductor material of the circuit, and a second metallization level, which is at a greater distance to the semiconductor material, can have only the metal of the second metallization level.
- In contrast, in the conventional integrated circuit, the terminal pad is realized by an arrangement of the first metallization level and the second metallization level one on top of the other. Because in the embodiment mentioned here only the second metallization level, which is at a greater distance to the semiconductor material, is used for the outward connection of the adjusting element, reduction of the metal cross section in the separation plane occurs and thereby a reduction of the size of possible metal bridges, which could cause shunts.
- In view of alternatives and/or embodiments of the manufacturing process, the track can be produced between the integrated circuit and an edge of the terminal pad, whose distance to the integrated circuit is smaller than the distances between the other edges of the terminal pad and the integrated circuit, so that at least one subsection, facing the track, of the terminal pad also lies within the region.
- Further, in the first manufacturing stage the circuit is placed on a wafer together with other integrated circuits and is separated by a dicing step from the other integrated circuits in such a way that in a second manufacturing stage the subsection is totally isolated by the pn junction from the neighboring semiconductor material.
- Furthermore, the track can be covered at least partially by a passivating layer before the dicing step.
- Also, the at least one track is produced in such a way that it runs partially beside a terminal pad, in the first manufacturing stage the circuit is placed on a wafer together with other integrated circuits, and in a second manufacturing stage is separated by a dicing step from the other integrated circuits in such a way that a remainder of the track is separated from the terminal pad.
- Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
- The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus, are not limitive of the present invention, and wherein:
-
FIG. 1 is a plan view of a portion of an integrated circuit with an adjusting element and terminal pads lying outside the integrated circuit; -
FIG. 2 is a section through the integrated circuit ofFIG. 1 ; -
FIG. 3 is a plan view of an alternative embodiment of the integrated circuit with an alternative routing of tracks; -
FIG. 4 is a section through the integrated circuit ofFIG. 3 ; and -
FIG. 5 is a section through an integrated circuit which has two metallization planes. -
FIG. 1 shows anintegrated circuit 10 with anadjusting element 12, which is shown here as representative of many of the adjusting elements of integratedcircuit 10 and has anohmic resistor 14 and adiode 16 parallel thereto. In electrical terms, adjustingelement 12 lies between afirst terminal 18 of theintegrated circuit 10 and asecond terminal 20, which represents a connection of adjustingelement 12 to a track 22.1 leading out of integratedcircuit 10. - The track 22.1 leads to a terminal pad 24.1, by means of which
second terminal 20 can be connected to a measuring and adjusting device, which is not shown inFIG. 1 . The measuring and adjusting device has, e.g., a contact spider, the legs of which are placed on terminal pad 24.1 and other terminal pads 24.2, etc., and by means of which electrical pulses are fed into adjustingelement 12. In so doing, the electrical pulses are predefined in such a way that the function (blocking action for a current direction) ofdiode 16 is optionally retained or shifted once to a permanently conducting state (no blocking action), in whichresistor 14 is bypassed for both possible current directions bydiode 16. - In this way, integrated
circuit 10 parameters, which can be influenced viafirst terminal 18 of adjustingelement 12 are set bit by bit. It is understood here that an adjustingelement 12 may also have a different structure than the one shown inFIG. 1 . The presentation of the internal structure of the adjusting element inFIG. 1 therefore only serves to illustrate the basic principle of adjustingelements 12 of this type. - In the embodiment of
FIG. 1 , track 22.1 runs parallel to the shortest possible connection between terminal pad 24.1 and second terminal 20 inintegrated circuit 10. In other words: The at least one track 22.1 runs betweenintegrated circuit 10 and an edge 26.1 of terminal pad 24.1, whose distance to integratedcircuit 10 is smaller than the distances between other edges 26.2, 26.3 of terminal pad 24.1 andintegrated circuit 10. - Integrated
circuit 10 in the presentation ofFIG. 1 is located together with other integrated circuits in a first manufacturing stage on a mutual wafer. After the described adjustment of its electrical parameters, integratedcircuit 10 is transferred to a second manufacturing stage for a dicing step. Dicing occurs, for example, by a saw cut within a scribe line. Thesaw cut line 28 goes through terminal pads 24.1, 24.2, which are no longer necessary after the adjustment, so that these are destroyed. -
FIG. 2 shows a view of the cut surface (sawed area) of a diced integratedcircuit 10 ofFIG. 1 , which was cut through lengthwise along the line II-II. Here, the right half ofFIG. 2 with the cut through terminal pad 24.2 shows the theoretical ideal case of a saw cut, which does not change the structure ofintegrated circuit 10 in the separated area. Then, in particular, adielectric layer 32 lying between asemiconductor substrate 30 and terminal pad 24.2 is not damaged and smearing of the metal of terminal pad 24.2 also does not occur. - However, the mechanical stress occurring during sawing in fact causes structural changes, as they are shown in the left half of
FIG. 2 . Particularly critical is a formation of chips of the metal of the terminal pads or smearing of the metal of the terminal pads, thus changes in the cross section of the metallic terminal pads by plastic deformations. As shown inFIG. 2 using the example of terminal pad 24.1, such plastic deformations can lead tometal bridges dielectric layer 32 into the underlying semiconductor material ofsemiconductor substrate 30. Without further countermeasures, this can lead to the situation that a reference potential, prevailing insemiconductor substrate 30, has an undesirable effect on the previously adjusted electrical parameters ofintegrated circuit 10 viametal bridges element 12 in that, e.g., a leak current fromfirst terminal 18 via adjustingelement 12, track 22.1, the remainder of terminal pad 24.1, andmetal bridges semiconductor substrate 30 is possible. - In the embodiment of the left half of
FIG. 2 , such undesirable leak currents are prevented by aregion 38 of the semiconductor material, which is isolated by apn junction 40 from additional semiconductor material ofsemiconductor substrate 30, which is adjacent toregion 38. The semiconductor material ofregion 38 therefore has a different conductivity type than the adjacent semiconductor material ofsemiconductor substrate 30. If thesemiconductor substrate 30 has a p conductivity type, the semiconductor material ofregion 38 has an n conductivity. Together with the aforementioned potential circumstances, thus, a positive potential atfirst terminal 18 and a (negative thereto) reference potential insemiconductor substrate 30, when metal bridges 34, 36 occur,region 38 is then positively charged to a certain extent, so thatpn junction 40 is automatically polarized in the blocking direction and prevents a leak current viametal bridges semiconductor substrate 30. - To produce this desired effect,
region 38 must have a sufficient expansion. It must therefore in each case lie within the plane of the saw cut II-II inFIG. 1 and be so deep and wide inFIG. 2 that it is also not bridged bymetal bridges semiconductor substrate 30 and a lateral projection of about 10μ in each case, measured from the right and left edge of terminal pad 24.1, is sufficient for this. It is understood, however, that depending on mechanical stress which occurs during the sawing process, and depending on the cross-sectional area of the cut metal, different values may also be necessary. - The region is preferably expanded so far in the direction of track 22.1 of
FIG. 1 that it extends below track 22.1 to assure that the cut plane II-II ofFIG. 1 definitely runs throughregion 38 also with a shift of thesaw cut line 28 due to manufacturing tolerances. When saw cutline 28 is in the position as shown inFIG. 1 ,region 38 should also extend slightly under terminal pad 24.1. This assures that a remainder of the pad 24.1 and/or track 22.1 still connected to integratedcircuit 10 after dicing ofintegrated circuit 10 is completely isolated from the neighboring semiconductor material ofsemiconductor substrate 30 byregion 38 andpn junction 40. The dashedline 42 inFIG. 1 indicates possible bounds ofregion 38 and thereby ofpn junction 40 in a view from above. -
FIG. 3 shows an alternative course of tracks 22.1, 22.2, which in a first manufacturing stage connect terminal pads 24.1, 24.2 withintegrated circuit 10. The electrically conductive paths 22.1, 22.2 here no longer run on the shortest route between terminal pads 24.1, 24.2 andintegrated circuit 10, but in each case partially beside a terminal pad 24.1, 24.2 at a distance d, in order to then bend into an L shape and to connect terminal pads 24.1, 24.2 laterally to an edge 26.2 or also from the back, to an edge 26.3. - In contrast to the subject of
FIGS. 1 and 2 , in the subject ofFIG. 3 , the remainders of terminal pads 24.1, 24.2, which remain after an adjustment of electrical parameters and isolation of integratedcircuit 10 by a saw cut alongscribe line 28, are completely separated from their respectively assigned tracks 22.1, 22.2 and thereby also fromintegrated circuit 10.FIG. 4 shows the cut area, formed lengthwise along the line IV-IV inFIG. 3 , ofintegrated circuit 10. - Due to the separation, metal bridges 34.1, 36.1, 34.2, 36.2 of terminal pads 24.1, 24.2 can no longer have a negative effect on integrated
circuit 10. Leak currents can still be carried at all only by plastic deformations, forming metal bridges 37.1, 37.2, of cross sections of tracks 22.1 and 22.2. - Because the cross-sectional areas of tracks 22.1, 22.2, however, are still smaller than the cross sections of terminal pads 24.1, 24.2, a reduced shunt probability results, so that the routing of tracks 22.1, 22.2 according to
FIGS. 3 and 4 even alone can achieve the object. This reduced shunt probability is reduced further byregions pn junctions regions regions pn junctions region 38 andsemiconductor substrate 30 in the explanation forFIG. 2 apply to the doping ofregions regions semiconductor substrate 30 surroundingregions - Another advantage of the subject of
FIG. 4 is that tracks 22.1, 22.2 may be covered before the adjustment with apassivating layer 52, which during the subsequent dicing step reduces the mechanical stress acting on the cross section of tracks 22.1, 22.2. The terminal pads 24.1, 24.2, in contrast, can be simply covered withpassivating layer 52, because they must be contacted from outside for the adjustment. - Overall, in the subject of
FIG. 4 , a reduction of the shunt probability results due to three measures, which can be used individually or in combination with one another. The first measure includes the formation ofregions pn junctions integrated circuit 10 after the dicing step. The third measure includes the covering of the tracks with apassivating layer 52, for example, a protective oxide. -
FIG. 5 illustrates an additional difference to the conventional art, which is also realized preferably in combination with at least one of the noted measures. Typically,integrated circuits 10 have at least twometallization levels first metallization level 54 and asecond metallization level 56. As a result, a relatively large metal cross-sectional area forms, from which accordingly large metal bridges can grow due to plastic deformations. Within the scope of an embodiment of the invention, it is therefore preferred to use only one of twometallization levels FIG. 5 , this is the top,second metallization level 56, which is separated from the bottom,first metallization level 54 by anadditional dielectric layer 58. This additionaldielectric layer 58 brings the additional advantage that the distance between the terminal pads andsemiconductor substrate 30 is increased further, which also reduces the probability of the formation of shunts during the dicing step. - The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are to be included within the scope of the following claims.
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/034,963 US8338970B2 (en) | 2005-05-10 | 2011-02-25 | Integrated circuit with adjusting elements and method for its manufacture |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005022600A DE102005022600A1 (en) | 2005-05-10 | 2005-05-10 | Integrated circuit with balancing elements and method of making the same |
DEDE102005022600 | 2005-05-10 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/034,963 Continuation US8338970B2 (en) | 2005-05-10 | 2011-02-25 | Integrated circuit with adjusting elements and method for its manufacture |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060255887A1 true US20060255887A1 (en) | 2006-11-16 |
Family
ID=36667500
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/431,061 Abandoned US20060255887A1 (en) | 2005-05-10 | 2006-05-10 | Integrated circuit with adjusting elements and method for its manufacture |
US13/034,963 Active 2026-09-04 US8338970B2 (en) | 2005-05-10 | 2011-02-25 | Integrated circuit with adjusting elements and method for its manufacture |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/034,963 Active 2026-09-04 US8338970B2 (en) | 2005-05-10 | 2011-02-25 | Integrated circuit with adjusting elements and method for its manufacture |
Country Status (3)
Country | Link |
---|---|
US (2) | US20060255887A1 (en) |
EP (1) | EP1722416B1 (en) |
DE (1) | DE102005022600A1 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3849872A (en) * | 1972-10-24 | 1974-11-26 | Ibm | Contacting integrated circuit chip terminal through the wafer kerf |
US4680610A (en) * | 1983-11-30 | 1987-07-14 | Siemens Aktiengesellschaft | Semiconductor component comprising bump-like, metallic lead contacts and multilayer wiring |
US6365443B1 (en) * | 1999-08-26 | 2002-04-02 | Fujitsu Limited | Method of manufacturing a semiconductor device having data pads formed in scribed area |
US20020084469A1 (en) * | 2000-10-20 | 2002-07-04 | Tooru Shimizu | Linear image sensor integrated circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002033361A (en) * | 2000-07-17 | 2002-01-31 | Mitsumi Electric Co Ltd | Semiconductor wafer |
TW558772B (en) * | 2001-08-08 | 2003-10-21 | Matsushita Electric Ind Co Ltd | Semiconductor wafer, semiconductor device and fabrication method thereof |
JP3737405B2 (en) * | 2001-09-13 | 2006-01-18 | Necマイクロシステム株式会社 | Chip manufacturing method and system, circuit board, and circuit chip |
-
2005
- 2005-05-10 DE DE102005022600A patent/DE102005022600A1/en not_active Withdrawn
-
2006
- 2006-05-04 EP EP06009197A patent/EP1722416B1/en active Active
- 2006-05-10 US US11/431,061 patent/US20060255887A1/en not_active Abandoned
-
2011
- 2011-02-25 US US13/034,963 patent/US8338970B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3849872A (en) * | 1972-10-24 | 1974-11-26 | Ibm | Contacting integrated circuit chip terminal through the wafer kerf |
US4680610A (en) * | 1983-11-30 | 1987-07-14 | Siemens Aktiengesellschaft | Semiconductor component comprising bump-like, metallic lead contacts and multilayer wiring |
US6365443B1 (en) * | 1999-08-26 | 2002-04-02 | Fujitsu Limited | Method of manufacturing a semiconductor device having data pads formed in scribed area |
US20020084469A1 (en) * | 2000-10-20 | 2002-07-04 | Tooru Shimizu | Linear image sensor integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
US20110147065A1 (en) | 2011-06-23 |
EP1722416B1 (en) | 2012-11-14 |
DE102005022600A1 (en) | 2006-11-23 |
EP1722416A3 (en) | 2007-01-03 |
EP1722416A2 (en) | 2006-11-15 |
US8338970B2 (en) | 2012-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20150249057A1 (en) | Seal Ring Structure With A Metal Pad | |
US7994614B2 (en) | Semiconductor wafer, semiconductor device, and method of manufacturing semiconductor device | |
US9401343B2 (en) | Method of processing a semiconductor wafer | |
US20030216010A1 (en) | Forming a multi segment integrated circuit with isolated substrates | |
KR102156820B1 (en) | Semiconductor device | |
US9397054B2 (en) | Semiconductor structure with an interconnect level having a conductive pad and metallic structure such as a base of a crackstop | |
US20090267204A1 (en) | Edge seal for a semiconductor device and method therefor | |
US20060231926A1 (en) | Semiconductor wafer, semiconductor chip and dicing method of a semiconductor wafer | |
US7888777B2 (en) | Semiconductor device and method for manufacturing the same | |
JP2001203172A (en) | Equipment for cutting off semiconductor element from semiconductor wafer | |
US6492666B2 (en) | Semiconductor wafer with scribe lines having inspection pads formed thereon | |
WO2008079691A2 (en) | Semiconductor die with separation trench etch and passivation | |
US6133625A (en) | Semiconductor device and method for manufacturing the same | |
US8803281B2 (en) | Semiconductor device | |
US8338970B2 (en) | Integrated circuit with adjusting elements and method for its manufacture | |
KR20240032986A (en) | Structure and method for sealing silicon IC | |
KR101129818B1 (en) | Semiconductor device | |
US20240055459A1 (en) | Semiconductor device and fabrication method therefor | |
TW202322341A (en) | Integrated isolation capacitor with enhanced bottom plate | |
KR101214517B1 (en) | semiconductor device | |
JPH10289994A (en) | Optical sensor integrated circuit device | |
JP2008053559A (en) | Semiconductor device and method for manufacturing same | |
US20230064636A1 (en) | Semiconductor device and method of manufacturing the same | |
US9614033B2 (en) | Semiconductor device including an isolation structure and method of manufacturing a semiconductor device | |
CN116417402A (en) | Method for manufacturing integrated circuit from semiconductor substrate wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ATMEL GERMANY GMBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAEFNER, JUERGEN;KURZ, ALEXANDER;SINDERHAUF, WOLFGANG;AND OTHERS;REEL/FRAME:017847/0456;SIGNING DATES FROM 20060508 TO 20060612 |
|
AS | Assignment |
Owner name: ATMEL AUTOMOTIVE GMBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ATMEL GERMANY GMBH;REEL/FRAME:023205/0838 Effective date: 20081205 Owner name: ATMEL AUTOMOTIVE GMBH,GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ATMEL GERMANY GMBH;REEL/FRAME:023205/0838 Effective date: 20081205 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ATMEL AUTOMOTIVE GMBH;REEL/FRAME:025899/0710 Effective date: 20110228 |
|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |