US20060225918A1 - Electronic device substrate and its fabrication method, and electronic device and its fabrication method - Google Patents

Electronic device substrate and its fabrication method, and electronic device and its fabrication method Download PDF

Info

Publication number
US20060225918A1
US20060225918A1 US11/376,556 US37655606A US2006225918A1 US 20060225918 A1 US20060225918 A1 US 20060225918A1 US 37655606 A US37655606 A US 37655606A US 2006225918 A1 US2006225918 A1 US 2006225918A1
Authority
US
United States
Prior art keywords
electronic device
layer
metal
device substrate
electronic component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/376,556
Inventor
Akira Chinda
Nobuaki Miyamoto
Koki Hirasawa
Kenji Uchida
Mamoru Mita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Hitachi Cable Ltd
Original Assignee
NEC Electronics Corp
Hitachi Cable Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp, Hitachi Cable Ltd filed Critical NEC Electronics Corp
Assigned to NEC ELECTRONICS CORPORATION, HITACHI CABLE, LTD. reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHINDA, AKIRA, HIRASAWA, KOKI, MITA, MAMORU, MIYAMOTO, NOBUAKI, UCHIDA, KENJI
Publication of US20060225918A1 publication Critical patent/US20060225918A1/en
Priority to US12/081,538 priority Critical patent/US8230591B2/en
Priority to US12/432,249 priority patent/US8101864B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • A—HUMAN NECESSITIES
    • A47—FURNITURE; DOMESTIC ARTICLES OR APPLIANCES; COFFEE MILLS; SPICE MILLS; SUCTION CLEANERS IN GENERAL
    • A47L—DOMESTIC WASHING OR CLEANING; SUCTION CLEANERS IN GENERAL
    • A47L15/00—Washing or rinsing machines for crockery or tableware
    • A47L15/42—Details
    • A47L15/4214—Water supply, recirculation or discharge arrangements; Devices therefor
    • A47L15/4217—Fittings for water supply, e.g. valves or plumbing means to connect to cold or warm water lines, aquastops
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • A—HUMAN NECESSITIES
    • A47—FURNITURE; DOMESTIC ARTICLES OR APPLIANCES; COFFEE MILLS; SPICE MILLS; SUCTION CLEANERS IN GENERAL
    • A47L—DOMESTIC WASHING OR CLEANING; SUCTION CLEANERS IN GENERAL
    • A47L2501/00—Output in controlling method of washing or rinsing machines for crockery or tableware, i.e. quantities or components controlled, or actions performed by the controlling device executing the controlling method
    • A47L2501/01—Water supply, e.g. opening or closure of the water inlet valve
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01067—Holmium [Ho]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10161—Shape being a cuboid with a rectangular active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49139—Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Definitions

  • the present invention relates to an electronic device substrate and its fabrication method, and an electronic device and its fabrication method. Particularly, it relates to an electronic device substrate and its fabrication method, and an electronic device and its fabrication method, which is capable of releasing a core substrate from an electronic device substrate side with weak force, reducing the load of chemical or electrochemical dissolution, or mechanical grinding for exposing a terminal surface to a lower surface, and reducing size.
  • FIGS. 1A and 1B are respectively a front cross-sectional view and a plan view showing an electronic component mount surface of a conventional electronic device.
  • This electronic device 1 comprises a wiring board 2 having through-holes 3 , a die pad 4 provided on the wiring board 2 , plural wiring patterns 5 each having a metal electrode 5 a and an internal connection terminal 5 b at both ends and provided on the wiring board 2 , an electronic component 6 mounted on the die pad 4 by conductive paste bonding, plural external electrode pads 7 connected to respective lower ends of the through-holes 3 and provided in the lower surface of the wiring board 2 , ball-shaped external connection terminals 8 provided respectively for the external electrode pads 7 , metallic bonding wires 9 connecting terminals 6 a of the electronic component 6 and the internal connection terminal 5 b , and a sealing resin 10 provided at the upper surface of the wiring board 2 for covering the electronic component 6 and the bonding wires 9 .
  • the wiring board 2 uses a glass epoxy resin, a polyimide tape, or the like.
  • the through-holes 3 comprises a conductive body for electrical conduction between the metal electrode 5 a and the external electrode pads 7 .
  • the die pad 4 , wiring pattern 5 , and external electrode pads 7 comprise copper foil formed by photochemical etching.
  • the through-holes 3 , die pad 4 , wiring pattern 5 , and external electrode pads 7 are copper-plated, nickel-base-plated, or gold-plated on an inner surface or on a front surface by electrical or electroless plating.
  • the electronic device 1 is completed by first mounting the electronic component 6 on the die pad 4 of the wiring board 2 , connecting terminals 6 a of the electronic component 6 and the internal connection terminal 5 b , and sealing with the sealing resin 10 such as an epoxy resin. Typically, finally, spherical external connection terminals 8 such as a solder ball are attached to the external electrode pads 7 .
  • a coreless electronic device that uses no module substrate (hereinafter, a coreless package) has been proposed.
  • a coreless electronic device is known that die-bonds an electronic component on a base film and wire-bonds between it and a metal base, followed by etching of unwanted portions of the metal base for exposing a terminal and a mount portion (See JP-A-3-94459).
  • FIG. 2 shows structure of a coreless package, as shown in JP-A-3-94459.
  • This coreless package 20 has the configuration in which the wiring board 2 as an electrical insulative core substrate is removed in FIG. 1 , and the backsides of the die pad 4 and wiring pattern 5 are exposed to the package bottom.
  • JP-A-3-99456 it is known that the plural electronic components and a circuit pattern are connected by wire-bonding, which are integrally sealed with resin, and a protective coating is applied to the bottom of the electronic component package, and the circuit pattern exposed from of an opening of this protective coating is gold-plated for preventing corrosion.
  • FIGS. 3A-3E show a fabrication method of the coreless package 20 of FIG. 2 .
  • a die pad 4 there are formed a die pad 4 , and plural wiring patterns 5 each having a metal electrode 5 a and an internal connection terminal 5 b on an electrical insulative transfer film 21 as a core substrate.
  • an electronic component 6 is mounted on the die pad 4 , and as shown in FIG. 3C , this is followed by connecting terminals of the electronic component 6 and the internal connection terminal 5 b with bonding wires 9 .
  • the electronic component 6 is sealed with sealing resin 10 , followed by removal of the transfer film 21 . which results in the coreless package 20 , as shown in FIG. 3E .
  • This method transfers a wiring conductor to the sealing resin 10 , and is therefore called a transfer method.
  • a method As a fabrication method of a coreless package by transferring, a method is known that uses a thick base material instead of a transfer film (see for example, JP-A-9-252014). This method laminates metal foil on the base material, packages and wire-bonds an electronic component on the metal foil, followed by resin sealing and subsequent separation of the resin from the base material.
  • a fabrication method of a semiconductor device that dissolves a metal base positioned in a lower surface.
  • This method fabricates an electronic device by forming a resist pattern in the metal base of a core substrate, forming an opening in a die bonding portion and a portion corresponding to the bonding portion of the resist pattern, and filling the opening with nickel plating, followed by metal plating of its surface, removal of the resist pattern, mounting of an electronic component in the bonding portion, wire-bonding on a gold plating film as the bonding portion, resin sealing thereof, and etching of the metal base.
  • the conductors such as the die pad, internal connection terminal, wiring pattern, external connection electrode, etc. are formed by photochemical etching of copper foil typically using electrolytic copper foil, rolled copper foil, etc.
  • FIG. 4 shows structure of a transfer film of FIG. 3 .
  • this transfer film 21 is provided with an adhesive 22 coated thereover, a die pad 4 and a wiring pattern 5 formed on the adhesive 22 , and functional plating 23 applied to the surface of the die pad 4 and the wiring pattern 5 .
  • the functional plating 23 is provided for good connection between a terminal of the electronic component 6 and a metal electrode 5 a .
  • This functional plating 23 comprises electroless or electrical nickel plating as base plating, and electroless or electrical gold plating provided thereon.
  • the electrical nickel plating is in the thickness range of 0.5-2.0 ⁇ m depending on heating conditions in electronic component mounting and wire bonding.
  • the base nickel plating serves as a thermal diffusion prevention film (a barrier film) into the gold plating film of the copper.
  • the gold plating is applied to a surface layer because of high connection reliability of ultrasonic wire-bonding. To enhance wire-bonding, the thicker the better, but the optimal thickness is selected in the range of 0.1-2.0 ⁇ m taking account of productivity and cost.
  • the transfer film 21 is released in a final step, but it is released with the component of the adhesive 22 applied to the transfer film 21 adhering to the backside of the metal electrode 5 a , or the transfer film 21 is torn without being completely released.
  • JP-A-2002-9196 describes a method connecting the metal base of the core substrate and the electrode with poor adhesive metals. However, even this method cannot entirely avoid the following:
  • the first is that because an external electrode portion exposed after releasing the transfer film (core substrate) 21 generally comprises copper or nickel, a terminal portion exposed after releasing must be cleaned with acid, and then coated with electroless gold or tin plating.
  • the second is that when the bond strength between the transfer film 21 and wiring pattern 5 is stronger than that between the sealing resin 10 and wiring pattern 5 , when the transfer film (core substrate) 21 is released, it often slips off the sealing resin 10 with the wiring pattern 5 bonded to the transfer film 21 .
  • JP-A-2002-9196 also describes a method thickening the metal of the wiring pattern and fabrication on a periphery an overhanging portion that slightly projects on its sealing resin side, but because the thickness of the wiring pattern is increased, the plating time is long, or the resist film must be removed with a canopy shape held, so that because of these steps, the distance between the adjacent electrodes cannot be reduced, which results in an increase of electronic device dimensions.
  • the package is curved or cracked by the stress which is an obstacle particularly in forming a thin electronic device.
  • an object of the present invention to provide an electronic device substrate and its fabrication method, and an electronic device and its fabrication method, which is capable of releasing a core substrate from an electronic device substrate side with weak force, reducing the load of chemical or electrochemical dissolution, or mechanical grinding for exposing a terminal surface to a lower surface, and reducing size.
  • an electronic device substrate comprises:
  • a metal electrode provided on the core substrate and electrically connected to an electrode of an electronic component to be packaged thereon;
  • an electrical insulation layer provided to surround the metal electrode.
  • the core substrate comprises any of copper foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, or tin or tin alloy foil.
  • the core substrate comprises a carrier layer formed of a metal as raw material, a release layer formed over the carrier layer, and a metal layer formed over the release layer, and the metal layer is arranged on the electrical insulation layer side.
  • the metal layer has the smaller bond strength between the metal layer and the carrier layer via the release layer than the bond strength between the metal layer and the electrical insulation layer.
  • the release layer comprises an organic-based or inorganic-based release layer.
  • the metal layer comprises copper foil, copper alloy foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, tin or tin alloy foil.
  • the core substrate is laminated with a support substrate.
  • the support substrate comprises an insulation film with an adhesive.
  • the electrical insulation layer comprises a solder resist or a photo solder resist.
  • the metal electrode comprises a single layer of an elemental substance of gold, silver, copper, nickel, palladium, tin, rhodium, cobalt, or their alloy, or a stacked layer thereof.
  • the metal electrode comprises at least 5 ⁇ m or more copper or copper alloy plating, or 3 ⁇ m or more nickel or nickel alloy plating.
  • a method for fabricating an electronic device substrate comprises the steps of:
  • the core substrate comprises a composite base material with a carrier layer, a release layer, and a metal layer stacked therein.
  • the core substrate comprises a composite base material with a carrier layer, a release layer, and a metal layer stacked therein, the composite base material being integral with a support substrate.
  • the support substrate comprises an insulation film with an adhesive.
  • the electrical insulation layer is bonded to the core substrate by coating or pressure-welding.
  • the electrical insulation layer comprises a solder resist or a photo solder resist.
  • the core substrate comprises any of copper foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, or tin or tin alloy foil.
  • an electronic device comprises:
  • an electronic component in which is included one or more electrodes for external connection
  • one or more metal electrodes to which is mounted the electronic component for being electrically connected to the electrode, and which are formed to pass through the thickness of an electrical insulation layer around the electronic component;
  • an insulative covering material that covers the surface of the electronic component and the metal electrode.
  • an electronic device comprises:
  • a metal electrode provided in a region that is electrically connected to an electrode of the electronic component
  • an electrical insulation layer is provided around the metal electrode in the surface of the insulative covering material.
  • the metal electrode is connected to a solder ball.
  • the metal electrode is electrically connected to the electrode of the electronic component with a metallic thin wire.
  • the metal electrode is electrically connected to the electrode of the electronic component with a bump.
  • a method for fabricating an electronic device comprises the steps of:
  • an electronic component to an electronic device substrate comprising, on a core substrate, an electrical insulation layer and one or more metal electrodes formed in the electrical insulation layer to pass through the thickness of the electrical insulation layer;
  • the step of removing the core substrate from the electronic device substrate is performed by chemical dissolution, electrochemical dissolution, mechanical grinding, or a combination thereof.
  • the step of removing the core substrate from the electronic device substrate comprises releasing the front side of the core substrate from the surface of the release layer, thereafter removing the metal layer of the core substrate that remains in the electrical insulation layer, by chemical dissolution, electrochemical dissolution, mechanical grinding, or a combination thereof.
  • the electronic component contains, besides an IC, each chip component, such as a capacitor, a transistor, a diode, an electrical filter, etc.
  • the present invention in the electronic device substrate and the electronic device, it is possible to reduce device size without applying stress to a package, as the core substrate is released from the electronic device substrate side with weak force. Further, in the methods for fabricating an electronic device substrate and an electronic device, it is possible to reduce the load of chemical or electrochemical dissolution, or mechanical grinding for exposing a terminal surface to a lower surface.
  • FIGS. 1A and 1B are respectively a front cross-sectional view and a plan view showing an electronic component mount surface of a conventional electronic device
  • FIG. 2 is a cross-sectional view showing structure of a coreless electronic device
  • FIGS. 3A-3E are a process diagram showing a fabrication method of the coreless electronic device of FIG. 2 ;
  • FIG. 4 is a cross-sectional view showing structure of a transfer film of FIG. 3 ;
  • FIG. 5 is a cross-sectional view showing an electronic device substrate according to a first embodiment of the present invention.
  • FIGS. 6A-6G are a process diagram showing a fabrication method of the electronic device substrate of FIG. 5 ;
  • FIG. 7 is a cross-sectional view showing an electronic device according to a second embodiment of the present invention.
  • FIGS. 8A-8E are a process diagram showing a fabrication method of the electronic device of FIG. 7 ;
  • FIG. 9 is a cross-sectional view showing an electronic device substrate according to a third embodiment of the present invention.
  • FIGS. 10A-10G are a process diagram showing a fabrication method of the electronic device substrate according to the third embodiment of FIG. 9 ;
  • FIGS. 11A-11G are a process diagram showing a fabrication method of an electronic device according to a fourth embodiment of the present invention using the electronic device substrate according to the third embodiment shown in FIG. 9 ;
  • FIGS. 12A-12H are a process diagram showing a fabrication method of the electronic device substrate according to a fifth embodiment of the present invention.
  • FIGS. 13A-13G are a process diagram showing a fabrication method of an electronic device according to a sixth embodiment of the present invention.
  • FIG. 14 is a plan view showing planar structure of the electronic device according to the sixth embodiment.
  • FIG. 15 is a cross-sectional view showing an electronic device substrate according to a seventh embodiment of the present invention.
  • FIGS. 16A-16H are a process diagram showing a fabrication method of the electronic device substrate according to the seventh embodiment of the present invention.
  • FIGS. 17A-17G are a process diagram showing a fabrication method of an electronic device using an electronic device substrate according to an eighth embodiment.
  • FIG. 18 is a schematic cross-sectional view showing an electronic device substrate according to a ninth embodiment of the present invention.
  • FIG. 5 shows an electronic device substrate according to a first embodiment of the present invention.
  • This electronic device substrate 100 comprises a core substrate 101 formed of copper foil as base material, a photo solder resist (hereinafter, “PSR”) film 102 as a first electrical insulation layer formed in a specified pattern on the core substrate 101 , a first plating film 104 provided in an opening 103 formed in a specified position of the PSR film 102 , a second plating film 105 provided on the first plating film 104 , and a third plating film 106 provided on the second plating film 105 .
  • PSR photo solder resist
  • the core substrate 101 most preferably comprises copper foil, but may comprise stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, tin or tin alloy foil.
  • the core substrate 101 needs to be 20 ⁇ m or more thick because mechanical durability is required in carrying and fabrication. On the other hand, when it is used in an electronic device, the core substrate 101 needs to be finally removed, in which case the thick core substrate 101 requires the long processing time even in chemical dissolution, or mechanical grinding. To solve this, the core substrate 101 is reinforced with the PSR film 102 , and to reduce the time of dissolution or grinding, the core substrate 101 uses e.g., 12 ⁇ m thick copper foil for ensuring mechanical durability and reduction of removal time.
  • the PSR film 102 uses an organic resist film such as an insoluble solder resist or a photo solder resist.
  • the first plating film 104 suitably uses gold, silver, palladium, nickel, tin or solder plating for solder packaging. Also, in the case of pressure weld packaging with an anisotropic conductive film (ACF), anisotropic conductive paste (ACP), non-conductive film (NCF), or non-conductive paste (NCP), the first plating film 104 suitably uses gold, silver, palladium, or nickel.
  • ACF anisotropic conductive film
  • ACP anisotropic conductive paste
  • NCF non-conductive film
  • NCP non-conductive paste
  • the second plating film 105 is provided as a barrier layer for preventing diffusion of tin in the solder into the gold, and uses nickel.
  • the third plating film 106 is provided for electrical connection to an electrode of an electronic component.
  • the third plating film 106 can use gold, silver, and palladium.
  • gold, tin, palladium and solder plating are required.
  • the combination of the first, second, and third plating films 104 - 106 constitutes a metal electrode 110 , which serves as a wiring pattern in the electronic device.
  • the thickness of the metal electrode 110 and the PSR film 102 is 30 ⁇ m or less for making the electronic device thin.
  • FIGS. 6A-6G show a fabrication method of the electronic device substrate of FIG. 5 .
  • a 12 ⁇ m thick, 61 mm wide electrolytic copper foil is prepared as a core substrate 101 .
  • a 15 ⁇ m thick PSR film 102 is formed over the core substrate 101 as a first electrical insulation layer by screen printing, dispensing, inkjet, etc.
  • a photomask 108 is formed over the PSR film 102 for forming openings.
  • the thickness of the metal electrode 110 is substantially the same as that of the PSR film 102 , but may be lower than that of the PSR film 102 , thereby allowing reducing plating time when the metal electrode 110 is made by plating. Also, the PSR film 102 enhances mechanical durability of the entire substrate, so that mechanical durability in the electronic device manufacturing process can be obtained even in the case of a 20 ⁇ m or less core substrate 101 .
  • the PSR film 102 is irradiated with ultraviolet rays 107 via the photomask 108 . As shown in FIG. 6D , this is followed by development and formation of openings 103 in a desired shape on the PSR film 102 .
  • the PSR film 102 is bonded to the core substrate 101 by roll lamination, which may, in the same way as a liquid PSR, be followed by light exposure, development and formation of openings 103 .
  • the entire substrate is immersed in an electrical gold plating liquid for forming a first plating film 104 , and as shown in FIG. 6E , using the core substrate 101 as a cathode, a 0.5 ⁇ m thick gold plating film is applied to the opening as a first plating film 104 .
  • a 1 ⁇ m thick nickel plating film is applied to the first plating film 104 as a second plating film 105 , immediately followed by immersion in an electrical gold plating liquid, and as shown in FIG. 6F , a 0.5 ⁇ m thick gold plating film is applied to the second plating film 105 as a third plating film 106 , which results in a metal electrode 110 .
  • the masking tape 109 is released from the core substrate 101 , followed by sufficient water washing and subsequent drying, which results in an electronic device substrate 100 , as shown in FIG. 6G .
  • FIG. 7 shows an electronic device according to a second embodiment of the present invention.
  • This electronic device 200 comprises the electronic device substrate 100 shown in the first embodiment, an electronic component 201 mounted in a specified position on the electronic device substrate 100 , bonding wires 202 for connecting an external connection terminal not shown on the electronic component 201 and the third plating film 106 of the electronic device substrate 100 , and a sealing resin 203 as insulative covering material covered on the electronic device substrate 100 for covering the electronic component 201 , bonding wires 202 , and third plating film 106 .
  • FIGS. 8A-8E show a fabrication method of the electronic device of FIG. 7 .
  • FIG. 8A There is first prepared an electronic device substrate 100 as shown in FIG. 8A .
  • FIG. 8B after an electronic component (IC chip) 201 having an aluminum electrode terminal not shown on a top surface is bonded with a die bonding paste to a coated surface of the PSR film 102 of the electronic device substrate 100 , the aluminum electrode terminal of electronic component 201 and the third plating film 106 are electrically connected to each other with metallic bonding wires 202 , as shown in FIG. 8C .
  • IC chip electronic component having an aluminum electrode terminal not shown on a top surface
  • sealing resin 203 sealing for covering the electronic component 201 , bonding wires 202 , and third plating film 106 for protecting the electronic component 201 and bonded portions from external environment, as shown in FIG. 8D .
  • a ferric chloride solution is sprayed to the core substrate (copper foil) 101 in the lower surface of an IC package 204 , to chemically dissolve and remove the core substrate 101 , as shown in FIG. 8E .
  • the etching of this core substrate 101 is performed until the first plating film 104 is exposed from the surface opposite a resin sealed surface.
  • This first plating film 104 also serves as an etching stopper of the core substrate 101 .
  • the thickness of the core substrate 101 is as thin as 20 ⁇ m or less.
  • the core substrate 101 serves as a reinforcement of the PSR film 102 . Since the thickness of the metal to be removed by chemical dissolution or mechanical grinding is 20 ⁇ m or less from the beginning, the load applied in this removal can be substantially reduced.
  • the core substrate 101 to be finally removed is thin metal foil and is removed by chemical dissolution or mechanical grinding, no residue of the adhesive remains on the electronic device side metal electrode, and no film tearing occurs in the case of the film core substrate 101 .
  • FIG. 9 shows an electronic device substrate according to a third embodiment of the present invention.
  • This electronic device substrate 100 uses a carrier-laminated metal foil (copper foil) as the core substrate that is the base material in the first embodiment, in which the other configuration is the same as in the first embodiment.
  • This embodiment uses as the base material the carrier-laminated core substrate 120 , in which a metal layer 122 formed of ultra-thin copper foil is deposited on a carrier layer (carrier copper foil) 121 having a release layer. The thickness of the metal layer 122 is thinner than the thickness of the carrier layer 121 .
  • the carrier-laminated core substrate is the base material, in which, to provide thin metal foil (in many cases, copper foil), thin metal foil is formed by electrolysis after a release layer that has weak adhesion so as to be released in the subsequent step is formed in the carrier layer formed of metal foil (in many cases, copper foil) that is as thick as 18 ⁇ m or more.
  • thin metal foil in many cases, copper foil
  • XTF CopperBond® Extra Thin Foil
  • the carrier-laminated metal foil in addition to the above “CopperBond® Extra Thin Foil (XTF)” (Japan Olin Brass Corp.), as carrier-laminated metal foil, there is “MicroThinTM” (Mitsui Mining & Smelting Co. Ltd.).
  • the latter is base material that uses an organic release layer as the release layer, in which the other configuration is the same as in the former.
  • the metal layer 122 (ultra-thin copper foil) in the surface layer and carrier layer 121 with a thick base can be released from each other with a weak force of the order of 20 N/m.
  • the former base material has an inorganic release layer, and is therefore easily releasable after heating at more than 400° C.
  • the carrier-laminated ultra-thin copper foil with an organic release layer has the drawback that the heat-resistant temperature is as low as the order of 230° C. compared to inorganic release layer material.
  • the electronic device substrate 100 comprises 3 layer copper foil material in which an ultra-thin inorganic release layer with excellent heat resistance is produced by electrolysis on a carrier layer 121 formed of 18-35 ⁇ m thick rolled copper foil, followed by applying, to the top surface, a metal layer 122 formed of 5 ⁇ m or less, specifically 1-5 ⁇ m thick electrolytic copper foil.
  • This configuration allows the carrier layer 121 and metal layer 122 to be more easily released from each other in the release layer portion with very weak releasing force. This detail is shown in “DENSHI ZAIRYO”, October, p. 76, KOGYO CHOSAKAI, 2004.
  • first plating film 104 which remains on the electronic device side, and PSR film 102 which serves as the first insulating substance, must be insoluble.
  • first plating film 104 comprises a single layer of an elemental substance of gold, silver, copper, nickel, palladium, tin, rhodium, cobalt, or their alloy, or a stacked layer thereof, while the first insulating substance comprises a solder resist or a photo solder resist.
  • FIGS. 10A-10G show a fabrication method of the electronic device substrate 100 of FIG. 9 .
  • a carrier-laminated core substrate 120 ( FIG. 10A ) is coated with a 15 ⁇ m thick PSR film 102 by screen printing, as shown in FIG. 10B .
  • the PSR film 102 is irradiated with ultraviolet rays 107 via the photomask 108 .
  • FIG. 10D this is followed by development and formation of openings 103 in a desired shape on the PSR film 102 .
  • the surface of the carrier layer 121 is protected with a plating-resistant chemical electrical insulation tape (masking tape) 109 , followed by immersion in an electrical gold plating liquid for forming a first plating film 104 and, using the core substrate 120 as a cathode, a 0.5 ⁇ m thick gold plating film is applied to the opening as a first plating film 104 .
  • a plating-resistant chemical electrical insulation tape masking tape
  • a 1 ⁇ m thick nickel plating film is applied to the first plating film 104 as a second plating film 105 , immediately followed by immersion in an electrical gold plating liquid, and as shown in FIG. 10F , a 0.5 ⁇ m thick gold plating film is applied to the second plating film 105 as a third plating film 106 .
  • the masking tape 109 is released from the carrier-laminated core substrate 120 , followed by sufficient water washing and subsequent drying, which results in an electronic device substrate 100 , as shown in FIG. 10G .
  • the carrier layer 121 formed of thick copper foil is released from the metal layer 122 , so that only the metal layer 122 formed of thin copper foil may thereby be the final substance to be removed, it is possible to reduce the load of chemical dissolution or mechanical grinding for exposing the metal electrode surface from a package backside, and to enormously facilitate operation.
  • FIGS. 11A-11G show a fabrication method of an electronic device 200 using the electronic device substrate 100 according to the third embodiment shown in FIG. 9 .
  • FIG. 11A There is first prepared an electronic device substrate 100 as shown in FIG. 11A .
  • FIG. 11B After an electronic component (IC chip) 201 is bonded and mounted with a die bonding paste to a top surface of the PSR film 102 of the electronic device substrate 100 , an aluminum electrode terminal not shown of electronic component 201 and the third plating film 106 are electrically connected to each other with metallic bonding wires 202 , as shown in FIG. 11C .
  • IC chip electronic component
  • sealing resin 203 sealing for covering the electronic component 201 and bonding wires 202 for protecting the electronic component 201 and bonded portions from external environment.
  • the carrier layer 121 is released from the IC package, to expose the metal layer 122 , as shown in FIG. 1F . Since the carrier layer 121 formed of thick copper foil may be released with mechanically weak force, there remains the 1-5 ⁇ m ultra-thin metal layer 122 integral with the metal electrode 110 on the electronic device backside.
  • a mixed solution of sulfuric acid and hydrogen peroxide is sprayed to the metal layer 122 , to chemically dissolve and remove the metal layer 122 .
  • the etching of this metal layer 122 is performed until the first plating film 104 is exposed, as shown in FIG. 11G .
  • This first plating film 104 also serves as an etching stopper of the metal layer 122 .
  • the method for removing the metal layer 122 after sealing resin 203 sealing where the metal layer 122 comprises copper foil, it is possible to use a ferric chloride solution, copper chloride solution, sulfuric acid-hydrogen peroxide solution, sulfuric acid-peroxomonosulfuric acid potassium solution, sulfuric acid-peroxodisulfuric acid potassium solution, nitric acid solution, etc.
  • the carrier layer 121 formed of thick copper foil is released from the metal layer 122 , so that only the metal layer 122 formed of thin copper foil may thereby be the final substance to be removed, it is possible to reduce the load of chemical dissolution or mechanical grinding for exposing the metal electrode surface from a package backside, and to enormously facilitate operation.
  • a mixed solution of sulfuric acid and hydrogen peroxide is used in many cases.
  • the copper dissolution velocity of this solution is generally 5-20 ⁇ m/min, which therefore allows 1-5 ⁇ m thick copper foil, which remains on the package backside, to be easily dissolved and removed in the short treatment time of the order of 10-60 sec.
  • the method for removing the metal layer 122 may also use chemical or electrochemical dissolution other than in this embodiment, or mechanical grinding, or a combination thereof.
  • FIGS. 12A-12H show a fabrication method of an electronic device substrate according to a fifth embodiment of the present invention.
  • This embodiment shows another fabrication method of an electronic device substrate using as the core substrate the carrier-laminated core substrate 120 explained in the third embodiment.
  • this carrier-laminated core substrate 120 includes an ultra-thin metal layer 122 deposited on a releasable carrier layer 121 formed of copper foil, and uses above-mentioned XTF (Japan Olin Brass Corp.).
  • a taping member 130 is prepared as a core substrate in which a polyimide tape 131 which serves as an insulating film is coated with 12 ⁇ m thick adhesive 132 .
  • this taping member 130 is superimposed on the carrier-laminated core substrate 120 , which is passed between a pair of rolls 150 A and 150 B, to laminate the taping member 130 and the carrier-laminated core substrate 120 by roll lamination, which results in a base material 140 .
  • UPILEX® S thickness: 25 ⁇ m
  • UBE INDUSTRIES, LTD is used as the polyimide tape 131
  • X SERIES comprising epoxy resin
  • Tomoegawa Paper Co., Ltd. is used as adhesive 132 .
  • the polyimide tape 131 with adhesive 132 is used because of its excellent heat and chemical resistance.
  • any tape having such properties may be used in place of the polyimide tape 131 .
  • the base material 140 comprises 5 layers of ultra-thin copper foil (metal layer 122 : 1 ⁇ m)/release layer (about 100 Angst)/carrier copper foil (carrier layer 121 : 35 ⁇ m)/adhesive 132 (12 ⁇ m)/support substrate (polyimide tape 131 : 25 ⁇ m) from the surface layer.
  • This release layer may be either an organic release layer or an inorganic release layer, which has the above adhesive force difference.
  • the thickness of the metal layer 122 is 1-5 ⁇ m, taking account of ease of etching, and the composition of the metal layer 122 comprises any of copper and copper alloy foil, stainless foil, aluminum and aluminum alloy foil, nickel and nickel alloy foil, or tin and tin alloy foil.
  • the thickness of the metal layer 122 is preferably 5 ⁇ m or less, it may be increased in case of insufficient strength for supporting the package side.
  • the metal layer 122 of the base material 140 is coated with a 15 ⁇ m thick PSR film 102 which serves as the first electrical insulation layer, by screen printing.
  • the PSR film 102 is irradiated with ultraviolet rays 107 via a photomask 108 .
  • FIG. 12F this is followed by development and formation of openings 103 in a desired shape on the PSR film 102 .
  • the base material 140 provided with the PSR film 102 is immersed in an electrical gold plating liquid for forming a first plating film 104 and, using the ultra-thin copper foil as a cathode, a 0.5 ⁇ m thick gold plating film is applied to the openings 103 as a first plating film 104 .
  • the carrier layer 121 is joined to the polyimide tape 131 (support substrate) to serve as the support body during carrying in the fabrication process, it is possible to enhance mechanical durability of the electronic device substrate 100 . Also, the polyimide tape 131 can serve as the support body during carrying in the fabrication process.
  • FIGS. 13A-13G show a fabrication method of an electronic device according to a sixth embodiment of the present invention, in which is shown the fabrication method of an electronic device 200 using the electronic device substrate 100 according to the fifth embodiment shown in FIG. 12 .
  • FIG. 13A there is first prepared an electronic device substrate 100 produced with the method shown in FIG. 12 .
  • an electronic component (IC chip) 201 is bonded with a die bonding paste to a specified position in a top surface of the PSR film 102 , an aluminum electrode terminal not shown of electronic component 201 and the third plating film 106 are electrically connected to each other with metallic bonding wires 202 , as shown in FIG. 13C .
  • FIG. 13D this is followed by sealing resin 203 sealing for covering the electronic component 201 , the bonding wires 202 and the third plating film 106 for protecting the electronic component 201 and the bonding wires 202 from external environment.
  • FIG. 13E the taping member 130 and the carrier layer 121 are released together from the metal layer 122 , to expose the metal layer 122 , as shown in FIG. 13F .
  • the electronic device substrate 100 comprises 7 layers of sealing resin 203 or electronic component 201 and die bonding paste or bonding wires 202 /PSR film 102 , or metal electrode layer (third plating film 106 )/ultra-thin copper foil (metal layer 122 )/release layer/carrier copper foil (carrier layer 121 )/adhesive 132 /support substrate (polyimide tape 131 ), from the surface layer.
  • the adhesive force of the interface between the ultra-thin copper foil (metal layer 122 ) and the release layer is 20 N/m which is very weak compared to the adhesive force of the other interfaces, 1000 N/m or more. Accordingly, the polyimide tape 131 , carrier layer 121 and release layer are released precisely so as to easily expose the surface of the ultra-thin copper foil (metal layer 122 ).
  • a mixed solution of sulfuric acid and hydrogen peroxide is sprayed to the metal layer 122 , to chemically dissolve and remove the metal layer 122 .
  • the etching of this metal layer 122 is performed until the first plating film 104 on the package backside is exposed, as shown in FIG. 13G .
  • This first plating film 104 also serves as an etching stopper of the metal layer 122 , as in the second embodiment.
  • FIG. 14 shows planar structure of the electronic device according to the fifth embodiment.
  • This electronic device 200 comprises an electronic component 201 mounted in a middle portion of an electronic device substrate 100 , and plural metal electrodes 110 provided around the electronic component 201 . Also, plural aluminum electrode terminals 201 a are provided around the electronic component 201 as electrodes, and these aluminum electrode terminals 201 a and metal electrodes 110 are connected to each other with bonding wires 202 .
  • FIG. 15 shows an electronic device substrate according to a seventh embodiment of the present invention.
  • This electronic device substrate 100 comprises a composite metal layer (composite copper foil) 160 comprising a metal layer 161 formed of copper foil as base material and with a release layer deposited thereon, and a thin metal film 162 further deposited on the release layer; a taping member 130 laminated on the composite metal layer 160 via adhesive 132 (see FIG.
  • a photo solder resist (PSR) film 102 as a first electrical insulation layer formed in a specified pattern on the metal layer 161 ; a first plating film 104 provided in an opening 103 formed in a specified position of the PSR film 102 ; a second plating film 105 provided on the first plating film 104 ; and a third plating film 106 provided on the second plating film 105 .
  • PSR photo solder resist
  • the metal layer 161 most preferably comprises copper foil, but may comprise stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, tin or tin alloy foil.
  • the composite metal layer 160 needs to be 20 ⁇ m or more thick because mechanical durability is required in carrying and fabrication.
  • the metal layer 161 needs to be finally removed, in which case the thick metal layer 161 requires the long processing time even in chemical dissolution, or mechanical grinding.
  • the metal layer 161 is reinforced with the PSR film 102 , and to reduce the time of dissolution or grinding, the metal layer 161 uses e.g., 12 ⁇ m thick copper foil for ensuring mechanical durability and reduction of removal time.
  • the PSR film 102 uses an organic resist film such as an insoluble solder resist or a photo solder resist.
  • the first plating film 104 suitably uses gold, silver, palladium, nickel, tin or solder plating for solder packaging. Also, in the case of pressure weld packaging with an anisotropic conductive film (ACF), anisotropic conductive paste (ACP), non-conductive film (NCF), or non-conductive paste (NCP), the first plating film 104 suitably uses gold, silver, palladium, or nickel.
  • ACF anisotropic conductive film
  • ACP anisotropic conductive paste
  • NCF non-conductive film
  • NCP non-conductive paste
  • the second plating film 105 is provided as a barrier layer for preventing diffusion of tin in the solder into the gold, and uses nickel or copper.
  • nickel its thickness is desirably 3 ⁇ m or more, while for copper, its thickness is desirably 5 ⁇ m or more.
  • the first plating film 104 exposed on the package backside is desirably formed of gold plating because of ease of packaging.
  • gold thermally diffuses very fast with tin, so that it immediately diffuses and vanishes during soldering.
  • the second plating film 105 does not serve as a diffusion barrier with tin, the tin causes thermal diffusion of the second plating film, which reaches the third plating film 106 .
  • wire-bonding portion is polluted significantly.
  • the second plating film 105 needs to have thickness for preventing thermal diffusion of tin during packaging.
  • the thickness required for the second plating film 105 is determined by dissolution velocity (diffusion velocity) of each metal into fused solder.
  • the solder packaging performance of the package requires reflow testing durability in which immersion in a solder bath at 260° C. for 10 sec is repeated 3 times or more. Specifically, the multiplied immersion time in the solder bath is 30 sec or more.
  • the diffusion thickness for 30 sec immersion is on the order of 0.3 ⁇ m calculationally, but because the thin plating film has many pinholes, and serves insufficiently as the diffusion barrier film, forming a film with few pinholes requires 3 ⁇ m.
  • the diffusion velocity of tin into copper at 260° C. is on the order of 0.1 ⁇ m/s (see the above-mentioned reference). Therefore the diffusion thickness for 30 sec immersion is on the order of 3 ⁇ m calculationally. For that reason, taking account of safety, 5 ⁇ m or more would be desirable.
  • the thickness of the second plating layer for serving as the diffusion prevention layer varies according to the number of times of reflow testing required. For example, in the case of durability of 6 times of 260° C. and 10 sec reflow testing, 3 ⁇ m is acceptable for nickel, but the order of 10 ⁇ m is required for copper.
  • the third plating film 106 is provided for electrical connection to an electrode of an electronic component.
  • the third plating film 106 can use gold, silver, and palladium.
  • gold, tin, palladium and solder plating are required.
  • nickel of the order of 1 ⁇ m be plated on the copper, and then gold, silver, and palladium applied thereto.
  • the combination of the first, second, and third plating films 104 - 106 constitutes a metal electrode 110 , which serves as a wiring pattern in the electronic device.
  • FIGS. 16A-16H show a fabrication method of the electronic device substrate according to the seventh embodiment of the present invention.
  • a composite metal layer (composite copper foil) 160 comprising a metal layer 161 formed of 18 ⁇ m thick rolled copper foil and with a release layer deposited thereon, and a thin metal film 162 further deposited on the release layer.
  • This composite metal layer 160 may use “CopperBond® Extra Thin Foil (XTF)” (Japan Olin Brass Corp.), for example.
  • Such composite copper foil is called carrier-laminated copper foil.
  • the carrier-laminated core substrate is the base material, in which, to provide thin metal foil (in many cases, copper foil), thin metal foil is formed by electrolysis after a release layer that has weak adhesion so as to be released in the subsequent step is formed in the carrier layer formed of metal foil (in many cases, copper foil) that is as thick as 18 ⁇ m or more.
  • the carrier-laminated metal foil in addition to the above “CopperBond® Extra Thin Foil (XTF)” (Japan Olin Brass Corp.), as carrier-laminated metal foil, there is “MicroThinTM” (Mitsui Mining & Smelting Co. Ltd.).
  • the latter is base material that uses an organic release layer as the release layer, in which the other configuration is the same as in the former.
  • the metal layer 122 (ultra-thin copper foil) in the surface layer and carrier layer 121 with a thick base can be released from each other with a weak force of the order of 20 N/m.
  • the former base material has an inorganic release layer, and is therefore easily releasable after heating at more than 400° C.
  • the carrier-laminated ultra-thin copper foil with an organic release layer has the drawback that the heat-resistant temperature is as low as the order of 230° C. compared to inorganic release layer material.
  • a taping member 130 is prepared in which a polyimide tape 131 is coated with adhesive 132 .
  • UPILEX® S thickness: 25 ⁇ m
  • UBE INDUSTRIES, LTD is used as the polyimide tape 131
  • X SERIES comprising epoxy resin
  • Tomoegawa Paper Co., Ltd. is used as adhesive 132 .
  • the polyimide tape 131 and composite metal layer 160 are laminated with adhesive 132 and metal film 162 facing each other by roll lamination, which results in a base material 140 comprising 5 layers of rolled copper foil (metal layer 161 : 18 ⁇ m)/release layer (about 100 Angst)/ultra-thin copper foil (3 ⁇ m)/adhesive 132 (12 ⁇ m)/support substrate (polyimide tape 131 : 25 ⁇ m) from the surface layer.
  • the metal layer 161 of the base material 140 is coated with a 15 ⁇ m thick PSR film 102 which serves as the first electrical insulation layer, by screen printing.
  • the PSR film 102 is irradiated with ultraviolet rays 107 via a photomask 108 .
  • FIG. 16F this is followed by development and formation of openings 103 in a desired shape on the PSR film 102 .
  • the substrate of FIG. 16F is immersed in an electrical gold plating liquid for forming a first plating film 104 and, using the ultra-thin copper foil as a cathode, a 0.5 ⁇ m thick gold plating film is applied to the openings 103 as a first plating film 104 .
  • FIGS. 17A-17G show a fabrication method of an electronic device using an electronic device substrate according to an eighth embodiment.
  • an electronic component (IC chip) 201 is bonded with a die bonding paste to a specified position on a PSR film 102 of an electronic device substrate 100 shown in FIG. 17A explained in FIG. 16 , as shown in FIG. 17B .
  • an aluminum electrode terminal not shown of the electronic component 201 and the third plating film 106 of the electronic device substrate 100 are electrically connected to each other with metallic bonding wires 202 , as shown in FIG. 17C .
  • FIG. 17D this is followed by sealing resin 203 sealing for covering the electronic component 201 , the bonding wires 202 and the third plating film 106 for protecting the electronic component 201 and bonded portions from external environment.
  • FIG. 17E the taping member 130 and the metal layer 160 are released together from the metal layer 161 , to expose the metal layer 161 , as shown in FIG. 17F .
  • the electronic device substrate 100 comprises 7 layers of sealing resin 203 or electronic component 201 and die bonding paste or bonding wires 202 (metallic wires)/PSR film 102 or third plating film 106 /rolled copper foil (metal layer 161 )/release layer/ultra-thin copper foil (metal film 162 )/adhesive 132 /support substrate (polyimide tape 131 ), from the surface layer.
  • the adhesive force of the interface between the rolled copper foil (metal layer 161 ) and the release layer is 20 N/m which is very weak compared to the adhesive force of the other interfaces, 1000 N/m or more. Accordingly, the polyimide tape 131 , metal film 162 and release layer are released precisely so as to easily expose the surface of the rolled copper foil (metal layer 161 ).
  • a mixed solution of sulfuric acid and hydrogen peroxide is sprayed to the metal layer 161 , to chemically dissolve and remove the metal layer 161 .
  • the etching of this metal layer 161 is performed until the first plating film 104 is exposed, as shown in FIG. 17G .
  • This first plating film 104 also serves as an etching stopper of the metal layer 161 , as in the second embodiment.
  • the above steps result in a coreless package electronic device 200 in which there is no core substrate by removal of the core substrate from the package.
  • the planar structure of the electronic device 200 in this embodiment is shown in FIG. 14 .
  • the nickel in the intermediate layer serves as a tin diffusion barrier layer in the plural number of times of soldering. Since the 3 ⁇ m or more nickel plating prevents tin from reaching the top surface due to diffusion in the nickel even in the case of at least 7 times of repeated 260° C. and 30 sec reflow testing, no wire-bonded portions are damaged.
  • the eighth embodiment uses the 18 ⁇ m thick rolled copper foil as the metal layer 161 , but may use therefor electrolytic copper foil, or other metal foil. Also, use of thinner metal foil makes it possible to reduce the load of removal by chemical dissolution or mechanical grinding.
  • FIG. 18 shows an electronic device substrate according to a ninth embodiment of the present invention.
  • the plating electrode configuration of the previous embodiment comprises 3 layers of gold/nickel/gold from the lowermost layer that serves as the electrode to be packaged on the package backside, but copper may practically be plated in place of the nickel. In this case, since the diffusion velocity of copper is 10-fold or more the diffusion velocity of nickel, the thickness required for barrier of diffusion with tin is increased.
  • FIG. 18 shows an example where copper is used as a second plating film.
  • the fabrication method is substantially the same as in the seventh embodiment. Specifically, the steps of FIGS. 16A-16F provide an opening in a PSR film on a tape substrate using peelable copper foil as a base.
  • the substrate of FIG. 16F is immersed in an electrical gold plating liquid for forming a first plating film 104 and, using the ultra-thin copper foil as a cathode, a 0.5 ⁇ m thick gold plating film is applied to the openings 103 as a first plating film 104 , as shown in FIG. 16G .
  • a 10 ⁇ m thick copper plating film is applied to the first plating film 104 as a second plating film 105 , followed by immersion in an electrical nickel plating liquid for applying a 1 ⁇ m thick nickel plating film to the second plating film 105 as a third plating film 106 , immediately followed by immersion in an electrical gold plating liquid for applying a 0.5 ⁇ m thick gold plating film to the third plating film 106 as a fourth plating film 106 ′. This is followed by sufficient water washing and subsequent drying, which results in an electronic device substrate 100 .
  • FIG. 18 A schematic diagram of the plating film with this configuration is shown in FIG. 18 .
  • the plating configuration of this embodiment comprises 4 layers of gold (0.5 ⁇ m)/copper (10 ⁇ m)/nickel (1 ⁇ m)/gold (0.5 ⁇ m) from the lowermost layer that serves as the electrode to be packaged on the package backside.
  • the ninth embodiment besides the advantages (a) and (b) of the seventh embodiment, since most of the wiring is formed with copper plating, the electrical and thermal conductivities are high, and the transmission properties of the wiring are excellent.
  • a process for assembling an electronic component using the tape substrate of the ninth embodiment, and its advantages are similar to those of the eight embodiment.
  • solder ball may be connected to the metal electrode 110 .
  • the electronic component 201 and the third plating film 106 may be electrically connected to each other with solder bumps in place of wire bonding.
  • the metal electrode 110 is shown as comprising 3 layers of gold/nickel/gold assuming the soldering packaging of the wire bonding type package in each embodiment above, it is possible to freely combine a proper kind and thickness according to assembling methods of electronic component 201 , particularly electrical connection methods of the component and substrate, and methods for packaging the assembled component onto a printed wiring board.
  • solder bumps may be attached to first plating film 104 , to fabricate BGA (ball grid array) electronic device substrate 100 or electronic device 200 .
  • the electrical connection of an electrode of electronic component 201 in electronic device 200 , and metal electrode 110 may use connection using either of wire bonding, which connects the backside of electronic component 201 to electronic device substrate 100 , followed by metallic thin wire connection, or a flip chip, which connects bumps to electronic component 201 , followed by connection to electronic device substrate 100 via the bumps.
  • the invention may be applied to a multi-chip package in which are mounted plural components. Further, the invention may be applied to an electronic device, in which plural components are placed in array in unit area, and collectively resin-sealed, followed by being diced into small pieces each corresponding to unit component.
  • the electronic component may be a functional component, other than an IC chip, such as a capacitor, inductor, transistor, diode, MEMS, electrical filter, etc. to which the invention may be applied, as in the example of the IC chip.

Abstract

An electronic device substrate is provided with a thin-plate core substrate; a metal electrode provided on the core substrate and electrically connected to an electrode of an electronic component to be packaged thereon; and an electrical insulation layer on which is mounted the electronic component, and which is provided to surround the metal electrode.

Description

  • The present application is based on Japanese patent application Nos. 2005-76674 and 2005-290463, the entire contents of which are incorporated herein by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to an electronic device substrate and its fabrication method, and an electronic device and its fabrication method. Particularly, it relates to an electronic device substrate and its fabrication method, and an electronic device and its fabrication method, which is capable of releasing a core substrate from an electronic device substrate side with weak force, reducing the load of chemical or electrochemical dissolution, or mechanical grinding for exposing a terminal surface to a lower surface, and reducing size.
  • 2. Description of the Related Art
  • FIGS. 1A and 1B are respectively a front cross-sectional view and a plan view showing an electronic component mount surface of a conventional electronic device. This electronic device 1 comprises a wiring board 2 having through-holes 3, a die pad 4 provided on the wiring board 2, plural wiring patterns 5 each having a metal electrode 5 a and an internal connection terminal 5 b at both ends and provided on the wiring board 2, an electronic component 6 mounted on the die pad 4 by conductive paste bonding, plural external electrode pads 7 connected to respective lower ends of the through-holes 3 and provided in the lower surface of the wiring board 2, ball-shaped external connection terminals 8 provided respectively for the external electrode pads 7, metallic bonding wires 9 connecting terminals 6 a of the electronic component 6 and the internal connection terminal 5 b, and a sealing resin 10 provided at the upper surface of the wiring board 2 for covering the electronic component 6 and the bonding wires 9.
  • The wiring board 2 uses a glass epoxy resin, a polyimide tape, or the like.
  • The through-holes 3 comprises a conductive body for electrical conduction between the metal electrode 5 a and the external electrode pads 7. The die pad 4, wiring pattern 5, and external electrode pads 7 comprise copper foil formed by photochemical etching.
  • The through-holes 3, die pad 4, wiring pattern 5, and external electrode pads 7 are copper-plated, nickel-base-plated, or gold-plated on an inner surface or on a front surface by electrical or electroless plating.
  • The electronic device 1 is completed by first mounting the electronic component 6 on the die pad 4 of the wiring board 2, connecting terminals 6 a of the electronic component 6 and the internal connection terminal 5 b, and sealing with the sealing resin 10 such as an epoxy resin. Typically, finally, spherical external connection terminals 8 such as a solder ball are attached to the external electrode pads 7.
  • Also, recently, a coreless electronic device that uses no module substrate (hereinafter, a coreless package) has been proposed. For instance, a coreless electronic device is known that die-bonds an electronic component on a base film and wire-bonds between it and a metal base, followed by etching of unwanted portions of the metal base for exposing a terminal and a mount portion (See JP-A-3-94459).
  • FIG. 2 shows structure of a coreless package, as shown in JP-A-3-94459. This coreless package 20 has the configuration in which the wiring board 2 as an electrical insulative core substrate is removed in FIG. 1, and the backsides of the die pad 4 and wiring pattern 5 are exposed to the package bottom.
  • Also, as an example of a coreless package with plural electronic components, as shown in JP-A-3-99456, it is known that the plural electronic components and a circuit pattern are connected by wire-bonding, which are integrally sealed with resin, and a protective coating is applied to the bottom of the electronic component package, and the circuit pattern exposed from of an opening of this protective coating is gold-plated for preventing corrosion.
  • FIGS. 3A-3E show a fabrication method of the coreless package 20 of FIG. 2. First, as in FIG. 3A, there are formed a die pad 4, and plural wiring patterns 5 each having a metal electrode 5 a and an internal connection terminal 5 b on an electrical insulative transfer film 21 as a core substrate.
  • Subsequently, as shown in FIG. 3B, an electronic component 6 is mounted on the die pad 4, and as shown in FIG. 3C, this is followed by connecting terminals of the electronic component 6 and the internal connection terminal 5 b with bonding wires 9.
  • Next, as shown in FIG. 3D, the electronic component 6 is sealed with sealing resin 10, followed by removal of the transfer film 21. which results in the coreless package 20, as shown in FIG. 3E. This method transfers a wiring conductor to the sealing resin 10, and is therefore called a transfer method.
  • As a fabrication method of a coreless package by transferring, a method is known that uses a thick base material instead of a transfer film (see for example, JP-A-9-252014). This method laminates metal foil on the base material, packages and wire-bonds an electronic component on the metal foil, followed by resin sealing and subsequent separation of the resin from the base material.
  • Further, as an analogous known example of a coreless package transfer method, as shown in JP-A-2002-9196, a fabrication method of a semiconductor device is known that dissolves a metal base positioned in a lower surface. This method fabricates an electronic device by forming a resist pattern in the metal base of a core substrate, forming an opening in a die bonding portion and a portion corresponding to the bonding portion of the resist pattern, and filling the opening with nickel plating, followed by metal plating of its surface, removal of the resist pattern, mounting of an electronic component in the bonding portion, wire-bonding on a gold plating film as the bonding portion, resin sealing thereof, and etching of the metal base.
  • The conductors such as the die pad, internal connection terminal, wiring pattern, external connection electrode, etc. are formed by photochemical etching of copper foil typically using electrolytic copper foil, rolled copper foil, etc.
  • FIG. 4 shows structure of a transfer film of FIG. 3. As shown in FIG. 4, this transfer film 21 is provided with an adhesive 22 coated thereover, a die pad 4 and a wiring pattern 5 formed on the adhesive 22, and functional plating 23 applied to the surface of the die pad 4 and the wiring pattern 5.
  • The functional plating 23 is provided for good connection between a terminal of the electronic component 6 and a metal electrode 5 a. This functional plating 23 comprises electroless or electrical nickel plating as base plating, and electroless or electrical gold plating provided thereon.
  • Typically, the electrical nickel plating is in the thickness range of 0.5-2.0 μm depending on heating conditions in electronic component mounting and wire bonding. Also, the base nickel plating serves as a thermal diffusion prevention film (a barrier film) into the gold plating film of the copper. The gold plating is applied to a surface layer because of high connection reliability of ultrasonic wire-bonding. To enhance wire-bonding, the thicker the better, but the optimal thickness is selected in the range of 0.1-2.0 μm taking account of productivity and cost.
  • According to the conventional electronic device, in the configuration of FIG. 4, however, there is the problem with very poor adhesion of the gold plating in the functional plating 23 to sealing resin 10. Specifically, when gold plating is applied to the surface of the functional plating 23, the gold does not form a high electronegativity oxide film, which results in poor adhesion to the sealing resin, and degrades reliability of the electronic device.
  • Also, as shown in FIG. 3, in the fabrication of the coreless package 20, the transfer film 21 is released in a final step, but it is released with the component of the adhesive 22 applied to the transfer film 21 adhering to the backside of the metal electrode 5 a, or the transfer film 21 is torn without being completely released.
  • To avoid this failure, JP-A-2002-9196 describes a method connecting the metal base of the core substrate and the electrode with poor adhesive metals. However, even this method cannot entirely avoid the following:
  • (1) The first is that because an external electrode portion exposed after releasing the transfer film (core substrate) 21 generally comprises copper or nickel, a terminal portion exposed after releasing must be cleaned with acid, and then coated with electroless gold or tin plating.
  • (2) The second is that when the bond strength between the transfer film 21 and wiring pattern 5 is stronger than that between the sealing resin 10 and wiring pattern 5, when the transfer film (core substrate) 21 is released, it often slips off the sealing resin 10 with the wiring pattern 5 bonded to the transfer film 21.
  • To avoid this failure, JP-A-2002-9196 also describes a method thickening the metal of the wiring pattern and fabrication on a periphery an overhanging portion that slightly projects on its sealing resin side, but because the thickness of the wiring pattern is increased, the plating time is long, or the resist film must be removed with a canopy shape held, so that because of these steps, the distance between the adjacent electrodes cannot be reduced, which results in an increase of electronic device dimensions.
  • On the other hand, in the case of a single layer of the metal of the base of the core substrate, because mechanical durability is required in carrying and fabrication, its thickness needs to be generally 20 μm or more. For that reason, when this is removed by chemical dissolution or mechanical grinding, the processing time is long because of the thickness, which results in a large load of the chemical dissolution or mechanical grinding for exposing a terminal surface from the package backside.
  • Also, when the metal base is released by applying mechanical stress, the package is curved or cracked by the stress which is an obstacle particularly in forming a thin electronic device.
    • SUMMARY OF THE INVENTION
  • Accordingly, it is an object of the present invention to provide an electronic device substrate and its fabrication method, and an electronic device and its fabrication method, which is capable of releasing a core substrate from an electronic device substrate side with weak force, reducing the load of chemical or electrochemical dissolution, or mechanical grinding for exposing a terminal surface to a lower surface, and reducing size.
  • (1) According to one aspect of the invention, an electronic device substrate comprises:
  • a thin-plate core substrate;
  • a metal electrode provided on the core substrate and electrically connected to an electrode of an electronic component to be packaged thereon; and
  • an electrical insulation layer provided to surround the metal electrode.
  • In the above invention (1), the following modifications and changes can be made.
  • (a) The core substrate comprises any of copper foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, or tin or tin alloy foil.
  • (b) The core substrate comprises a carrier layer formed of a metal as raw material, a release layer formed over the carrier layer, and a metal layer formed over the release layer, and the metal layer is arranged on the electrical insulation layer side.
  • (c) The metal layer has the smaller bond strength between the metal layer and the carrier layer via the release layer than the bond strength between the metal layer and the electrical insulation layer.
  • (d) The release layer comprises an organic-based or inorganic-based release layer.
  • (e) The metal layer comprises copper foil, copper alloy foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, tin or tin alloy foil.
  • (f) The core substrate is laminated with a support substrate.
  • (g) The support substrate comprises an insulation film with an adhesive.
  • (h) The electrical insulation layer comprises a solder resist or a photo solder resist.
  • (i) The metal electrode comprises a single layer of an elemental substance of gold, silver, copper, nickel, palladium, tin, rhodium, cobalt, or their alloy, or a stacked layer thereof.
  • (j) The metal electrode comprises at least 5 μm or more copper or copper alloy plating, or 3 μm or more nickel or nickel alloy plating.
  • (2) According to another aspect of the invention, a method for fabricating an electronic device substrate comprises the steps of:
  • forming an electrical insulation layer on one side of a metallic core substrate;
  • forming an opening in the electrical insulation layer; and
  • forming a metal electrode in the opening.
  • In the above invention (2), the following modifications and changes can be made.
  • (a) The core substrate comprises a composite base material with a carrier layer, a release layer, and a metal layer stacked therein.
  • (b) The core substrate comprises a composite base material with a carrier layer, a release layer, and a metal layer stacked therein, the composite base material being integral with a support substrate.
  • (c) The support substrate comprises an insulation film with an adhesive.
  • (d) The electrical insulation layer is bonded to the core substrate by coating or pressure-welding.
  • (e) The electrical insulation layer comprises a solder resist or a photo solder resist.
  • (f) The core substrate comprises any of copper foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, or tin or tin alloy foil.
  • (3) According to another aspect of the invention, an electronic device comprises:
  • an electronic component in which is included one or more electrodes for external connection;
  • one or more metal electrodes to which is mounted the electronic component for being electrically connected to the electrode, and which are formed to pass through the thickness of an electrical insulation layer around the electronic component; and
  • an insulative covering material that covers the surface of the electronic component and the metal electrode.
  • (4) According to another aspect of the invention, an electronic device comprises:
  • an electronic component;
  • a metal electrode provided in a region that is electrically connected to an electrode of the electronic component; and
  • an insulative covering material that covers the electronic component and having the metal electrode in a portion on its surface, wherein:
  • an electrical insulation layer is provided around the metal electrode in the surface of the insulative covering material.
  • In the above inventions (3) and (4), the following modifications and changes can be made.
  • (a) The metal electrode is connected to a solder ball.
  • (b) The metal electrode is electrically connected to the electrode of the electronic component with a metallic thin wire.
  • (c) The metal electrode is electrically connected to the electrode of the electronic component with a bump.
  • (5) According to another aspect of the invention, a method for fabricating an electronic device comprises the steps of:
  • mounting an electronic component to an electronic device substrate comprising, on a core substrate, an electrical insulation layer and one or more metal electrodes formed in the electrical insulation layer to pass through the thickness of the electrical insulation layer;
  • electrically connecting a particular electrode of the electronic component and the metal electrode;
  • covering, with an insulative covering material, at least an electrical connection portion of the electronic component and the metal electrode; and
  • removing the core substrate from the electronic device substrate.
  • In the above invention (5), the following modifications and changes can be made.
  • (a) The step of removing the core substrate from the electronic device substrate is performed by chemical dissolution, electrochemical dissolution, mechanical grinding, or a combination thereof.
  • (b) When the core substrate comprises plural layers with a release layer inserted therein, the step of removing the core substrate from the electronic device substrate comprises releasing the front side of the core substrate from the surface of the release layer, thereafter removing the metal layer of the core substrate that remains in the electrical insulation layer, by chemical dissolution, electrochemical dissolution, mechanical grinding, or a combination thereof.
  • In the present invention, the electronic component contains, besides an IC, each chip component, such as a capacitor, a transistor, a diode, an electrical filter, etc.
    • ADVANTAGES OF THE INVENTION
  • According to the present invention, in the electronic device substrate and the electronic device, it is possible to reduce device size without applying stress to a package, as the core substrate is released from the electronic device substrate side with weak force. Further, in the methods for fabricating an electronic device substrate and an electronic device, it is possible to reduce the load of chemical or electrochemical dissolution, or mechanical grinding for exposing a terminal surface to a lower surface.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The preferred embodiments according to the invention will be explained below referring to the drawings, wherein:
  • FIGS. 1A and 1B are respectively a front cross-sectional view and a plan view showing an electronic component mount surface of a conventional electronic device;
  • FIG. 2 is a cross-sectional view showing structure of a coreless electronic device;
  • FIGS. 3A-3E are a process diagram showing a fabrication method of the coreless electronic device of FIG. 2;
  • FIG. 4 is a cross-sectional view showing structure of a transfer film of FIG. 3;
  • FIG. 5 is a cross-sectional view showing an electronic device substrate according to a first embodiment of the present invention;
  • FIGS. 6A-6G are a process diagram showing a fabrication method of the electronic device substrate of FIG. 5;
  • FIG. 7 is a cross-sectional view showing an electronic device according to a second embodiment of the present invention;
  • FIGS. 8A-8E are a process diagram showing a fabrication method of the electronic device of FIG. 7;
  • FIG. 9 is a cross-sectional view showing an electronic device substrate according to a third embodiment of the present invention;
  • FIGS. 10A-10G are a process diagram showing a fabrication method of the electronic device substrate according to the third embodiment of FIG. 9;
  • FIGS. 11A-11G are a process diagram showing a fabrication method of an electronic device according to a fourth embodiment of the present invention using the electronic device substrate according to the third embodiment shown in FIG. 9;
  • FIGS. 12A-12H are a process diagram showing a fabrication method of the electronic device substrate according to a fifth embodiment of the present invention;
  • FIGS. 13A-13G are a process diagram showing a fabrication method of an electronic device according to a sixth embodiment of the present invention;
  • FIG. 14 is a plan view showing planar structure of the electronic device according to the sixth embodiment;
  • FIG. 15 is a cross-sectional view showing an electronic device substrate according to a seventh embodiment of the present invention;
  • FIGS. 16A-16H are a process diagram showing a fabrication method of the electronic device substrate according to the seventh embodiment of the present invention;
  • FIGS. 17A-17G are a process diagram showing a fabrication method of an electronic device using an electronic device substrate according to an eighth embodiment; and
  • FIG. 18 is a schematic cross-sectional view showing an electronic device substrate according to a ninth embodiment of the present invention.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIG. 5 shows an electronic device substrate according to a first embodiment of the present invention. This electronic device substrate 100 comprises a core substrate 101 formed of copper foil as base material, a photo solder resist (hereinafter, “PSR”) film 102 as a first electrical insulation layer formed in a specified pattern on the core substrate 101, a first plating film 104 provided in an opening 103 formed in a specified position of the PSR film 102, a second plating film 105 provided on the first plating film 104, and a third plating film 106 provided on the second plating film 105.
  • From the points of view of availability, cost, high electrical conductivity, and removability in a final step, the core substrate 101 most preferably comprises copper foil, but may comprise stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, tin or tin alloy foil.
  • The core substrate 101 needs to be 20 μm or more thick because mechanical durability is required in carrying and fabrication. On the other hand, when it is used in an electronic device, the core substrate 101 needs to be finally removed, in which case the thick core substrate 101 requires the long processing time even in chemical dissolution, or mechanical grinding. To solve this, the core substrate 101 is reinforced with the PSR film 102, and to reduce the time of dissolution or grinding, the core substrate 101 uses e.g., 12 μm thick copper foil for ensuring mechanical durability and reduction of removal time.
  • The PSR film 102 uses an organic resist film such as an insoluble solder resist or a photo solder resist.
  • The first plating film 104 suitably uses gold, silver, palladium, nickel, tin or solder plating for solder packaging. Also, in the case of pressure weld packaging with an anisotropic conductive film (ACF), anisotropic conductive paste (ACP), non-conductive film (NCF), or non-conductive paste (NCP), the first plating film 104 suitably uses gold, silver, palladium, or nickel.
  • The second plating film 105 is provided as a barrier layer for preventing diffusion of tin in the solder into the gold, and uses nickel.
  • The third plating film 106 is provided for electrical connection to an electrode of an electronic component. The third plating film 106 can use gold, silver, and palladium. When an electronic component with a gold bump or a solder bump formed therein is flip-chip-connected, gold, tin, palladium and solder plating are required.
  • The combination of the first, second, and third plating films 104-106 constitutes a metal electrode 110, which serves as a wiring pattern in the electronic device. And the thickness of the metal electrode 110 and the PSR film 102 is 30 μm or less for making the electronic device thin.
  • Next, there will be explained a fabrication method of the electronic device substrate according to the first embodiment. FIGS. 6A-6G show a fabrication method of the electronic device substrate of FIG. 5.
  • First, as shown in FIG. 6A, a 12 μm thick, 61 mm wide electrolytic copper foil is prepared as a core substrate 101. Next, as shown in FIG. 6B, a 15 μm thick PSR film 102 is formed over the core substrate 101 as a first electrical insulation layer by screen printing, dispensing, inkjet, etc. A photomask 108 is formed over the PSR film 102 for forming openings.
  • The thickness of the metal electrode 110 is substantially the same as that of the PSR film 102, but may be lower than that of the PSR film 102, thereby allowing reducing plating time when the metal electrode 110 is made by plating. Also, the PSR film 102 enhances mechanical durability of the entire substrate, so that mechanical durability in the electronic device manufacturing process can be obtained even in the case of a 20 μm or less core substrate 101.
  • Next, as shown in FIG. 6C, the PSR film 102 is irradiated with ultraviolet rays 107 via the photomask 108. As shown in FIG. 6D, this is followed by development and formation of openings 103 in a desired shape on the PSR film 102.
  • In the case of a dry film type of the PSR film 102, releasing a protective tape provided on one side of the PSR film 102, the PSR film 102 is bonded to the core substrate 101 by roll lamination, which may, in the same way as a liquid PSR, be followed by light exposure, development and formation of openings 103.
  • Next, after the surface with the PSR film 102 applied thereto and the lower surface (exposed surface) of the core substrate 101 are protected with a plating-resistant chemical electrical insulation tape (masking tape) 109, the entire substrate is immersed in an electrical gold plating liquid for forming a first plating film 104, and as shown in FIG. 6E, using the core substrate 101 as a cathode, a 0.5 μm thick gold plating film is applied to the opening as a first plating film 104.
  • Next, by immersion in an electrical nickel plating liquid, a 1 μm thick nickel plating film is applied to the first plating film 104 as a second plating film 105, immediately followed by immersion in an electrical gold plating liquid, and as shown in FIG. 6F, a 0.5 μm thick gold plating film is applied to the second plating film 105 as a third plating film 106, which results in a metal electrode 110. Finally, the masking tape 109 is released from the core substrate 101, followed by sufficient water washing and subsequent drying, which results in an electronic device substrate 100, as shown in FIG. 6G.
  • The first embodiment exhibits the following advantages:
  • (a) Since the first plating film is applied in the substrate fabrication process, plating can be unnecessary in the electronic device fabrication process.
  • (b) Since the PSR film 102 and the metal electrode 110 are as thin as 30 μm or less, microfabrication can easily be performed to provide a small-size and thin electronic device whose thickness and projection area are both slightly larger than the size of an electronic component to be mounted.
  • (c) Since it is not necessary to form a micro-pattern by copper foil etching, resist coating, exposure, development and etching for photoetching can be unnecessary.
  • (d) Since the PSR film 102 for providing openings 103 is not dissolved and removed after plating, there is no concern for pollution due to a release liquid, and in addition, it is possible to substantially reduce time and therefore cost in the substrate fabrication process.
  • (e) Since the insoluble solder resist or photo solder resist is used as the PSR film 102 in the fabrication method, there is no concern for pollution due to a release liquid, and in addition, no dissolution and removal of the resist film for plating is required, which makes it possible to reduce time and therefore cost in the substrate fabrication process.
  • FIG. 7 shows an electronic device according to a second embodiment of the present invention. This electronic device 200 comprises the electronic device substrate 100 shown in the first embodiment, an electronic component 201 mounted in a specified position on the electronic device substrate 100, bonding wires 202 for connecting an external connection terminal not shown on the electronic component 201 and the third plating film 106 of the electronic device substrate 100, and a sealing resin 203 as insulative covering material covered on the electronic device substrate 100 for covering the electronic component 201, bonding wires 202, and third plating film 106.
  • Next, there will be explained a fabrication method of the electronic device of FIG. 7 according to the second embodiment. FIGS. 8A-8E show a fabrication method of the electronic device of FIG. 7.
  • There is first prepared an electronic device substrate 100 as shown in FIG. 8A. Next, as shown in FIG. 8B, after an electronic component (IC chip) 201 having an aluminum electrode terminal not shown on a top surface is bonded with a die bonding paste to a coated surface of the PSR film 102 of the electronic device substrate 100, the aluminum electrode terminal of electronic component 201 and the third plating film 106 are electrically connected to each other with metallic bonding wires 202, as shown in FIG. 8C.
  • Next, this is followed by sealing resin 203 sealing for covering the electronic component 201, bonding wires 202, and third plating film 106 for protecting the electronic component 201 and bonded portions from external environment, as shown in FIG. 8D.
  • Next, a ferric chloride solution is sprayed to the core substrate (copper foil) 101 in the lower surface of an IC package 204, to chemically dissolve and remove the core substrate 101, as shown in FIG. 8E. The etching of this core substrate 101 is performed until the first plating film 104 is exposed from the surface opposite a resin sealed surface. This first plating film 104 also serves as an etching stopper of the core substrate 101. The above steps result in a coreless package electronic device 200 in which there is no core substrate by removal of the core substrate from the package.
  • The thickness of the core substrate 101 is as thin as 20 μm or less. The core substrate 101 serves as a reinforcement of the PSR film 102. Since the thickness of the metal to be removed by chemical dissolution or mechanical grinding is 20 μm or less from the beginning, the load applied in this removal can be substantially reduced.
  • For the electronic device thus completed, testing the exposed metal electrode 110 with an adhesion strength testing tape (3M Company, No. 56: adhesion-to-steel strength=5.5 N/10 mm) verifies that no releasing of the metal electrode 110 occurs, and the metal electrode 110, the thickness of which is as ultra-thin as about 2 μm, is firmly bonded to the sealing resin 203, which is the second electrical insulation layer, by reinforcement of the PSR film 102, which is the first electrical insulation layer.
  • The second embodiment exhibits the following advantages:
  • (a) Since the core substrate 101 to be finally removed is thin metal foil and is removed by chemical dissolution or mechanical grinding, no residue of the adhesive remains on the electronic device side metal electrode, and no film tearing occurs in the case of the film core substrate 101.
  • (b) Since the PSR film 102 arranged on the side of the metal electrode 110 increases bond strength of the sealing resin 203 covering the periphery of the metal electrode 110 and the electronic component 201, and serves as a reinforcement of the PSR film 102 for enhancing mechanical durability during the electronic device manufacturing process, a thin but high mechanical-strength electronic device can be fabricated.
  • (c) Since dissolution or mechanical removal of the backside thin metal foil exposes the lower surface of the first plating film 104 applied to the resist film, no plating of the electronic component terminal is required in the subsequent step.
  • (d) Since both the photo-etching and terminal plating can be omitted, the manufacturing time and therefore manufacturing cost can be substantially reduced.
  • FIG. 9 shows an electronic device substrate according to a third embodiment of the present invention. This electronic device substrate 100 uses a carrier-laminated metal foil (copper foil) as the core substrate that is the base material in the first embodiment, in which the other configuration is the same as in the first embodiment. This embodiment uses as the base material the carrier-laminated core substrate 120, in which a metal layer 122 formed of ultra-thin copper foil is deposited on a carrier layer (carrier copper foil) 121 having a release layer. The thickness of the metal layer 122 is thinner than the thickness of the carrier layer 121.
  • The carrier-laminated core substrate is the base material, in which, to provide thin metal foil (in many cases, copper foil), thin metal foil is formed by electrolysis after a release layer that has weak adhesion so as to be released in the subsequent step is formed in the carrier layer formed of metal foil (in many cases, copper foil) that is as thick as 18 μm or more. For instance, there is “CopperBond® Extra Thin Foil (XTF)” (Japan Olin Brass Corp.).
  • In addition to the above “CopperBond® Extra Thin Foil (XTF)” (Japan Olin Brass Corp.), as carrier-laminated metal foil, there is “MicroThin™” (Mitsui Mining & Smelting Co. Ltd.). The latter is base material that uses an organic release layer as the release layer, in which the other configuration is the same as in the former. In both, the metal layer 122 (ultra-thin copper foil) in the surface layer and carrier layer 121 with a thick base can be released from each other with a weak force of the order of 20 N/m. In particular, the former base material has an inorganic release layer, and is therefore easily releasable after heating at more than 400° C. The carrier-laminated ultra-thin copper foil with an organic release layer has the drawback that the heat-resistant temperature is as low as the order of 230° C. compared to inorganic release layer material.
  • The electronic device substrate 100 comprises 3 layer copper foil material in which an ultra-thin inorganic release layer with excellent heat resistance is produced by electrolysis on a carrier layer 121 formed of 18-35 μm thick rolled copper foil, followed by applying, to the top surface, a metal layer 122 formed of 5 μm or less, specifically 1-5 μm thick electrolytic copper foil. This configuration allows the carrier layer 121 and metal layer 122 to be more easily released from each other in the release layer portion with very weak releasing force. This detail is shown in “DENSHI ZAIRYO”, October, p. 76, KOGYO CHOSAKAI, 2004.
  • In removing metal layer 122 by electrochemical dissolution, first plating film 104 which remains on the electronic device side, and PSR film 102 which serves as the first insulating substance, must be insoluble. Taking account of soldering of this electronic device 200, first plating film 104 comprises a single layer of an elemental substance of gold, silver, copper, nickel, palladium, tin, rhodium, cobalt, or their alloy, or a stacked layer thereof, while the first insulating substance comprises a solder resist or a photo solder resist.
  • Next, there will be explained a fabrication method of the electronic device substrate according to the third embodiment. FIGS. 10A-10G show a fabrication method of the electronic device substrate 100 of FIG. 9.
  • First, a carrier-laminated core substrate 120 (FIG. 10A) is coated with a 15 μm thick PSR film 102 by screen printing, as shown in FIG. 10B. Next, as shown in FIG. 10C, using a photomask 108, the PSR film 102 is irradiated with ultraviolet rays 107 via the photomask 108. As shown in FIG. 10D, this is followed by development and formation of openings 103 in a desired shape on the PSR film 102.
  • Next, as shown in FIG. 10E, the surface of the carrier layer 121 is protected with a plating-resistant chemical electrical insulation tape (masking tape) 109, followed by immersion in an electrical gold plating liquid for forming a first plating film 104 and, using the core substrate 120 as a cathode, a 0.5 μm thick gold plating film is applied to the opening as a first plating film 104.
  • Next, by immersion in an electrical nickel plating liquid, a 1 μm thick nickel plating film is applied to the first plating film 104 as a second plating film 105, immediately followed by immersion in an electrical gold plating liquid, and as shown in FIG. 10F, a 0.5 μm thick gold plating film is applied to the second plating film 105 as a third plating film 106. Finally, the masking tape 109 is released from the carrier-laminated core substrate 120, followed by sufficient water washing and subsequent drying, which results in an electronic device substrate 100, as shown in FIG. 10G.
  • Use of the masking tape 109 increases cost. Solutions to improve this are as follows: For a plating method in which the carrier layer 121 is exposed, when the material is immersed in the plating liquid, the material is laminated with a vinyl chloride plate, bakelite plate, polycarbonate plate, or the like, or for continuous plating of the tape, the material is carrieded along the top surface of a vinyl chloride plate, etc., so that the plating liquid may thereby be prevented from flowing to the backside as much as possible.
  • According to the third embodiment, since the carrier layer 121 formed of thick copper foil is released from the metal layer 122, so that only the metal layer 122 formed of thin copper foil may thereby be the final substance to be removed, it is possible to reduce the load of chemical dissolution or mechanical grinding for exposing the metal electrode surface from a package backside, and to enormously facilitate operation.
  • Next, there will be explained a fabrication method of the electronic device according to a fourth embodiment. FIGS. 11A-11G show a fabrication method of an electronic device 200 using the electronic device substrate 100 according to the third embodiment shown in FIG. 9.
  • There is first prepared an electronic device substrate 100 as shown in FIG. 11A. Next, as shown in FIG. 11B, after an electronic component (IC chip) 201 is bonded and mounted with a die bonding paste to a top surface of the PSR film 102 of the electronic device substrate 100, an aluminum electrode terminal not shown of electronic component 201 and the third plating film 106 are electrically connected to each other with metallic bonding wires 202, as shown in FIG. 11C.
  • Next, as shown in FIG. 11D, this is followed by sealing resin 203 sealing for covering the electronic component 201 and bonding wires 202 for protecting the electronic component 201 and bonded portions from external environment.
  • Next, as shown in FIG. 11E, the carrier layer 121 is released from the IC package, to expose the metal layer 122, as shown in FIG. 1F. Since the carrier layer 121 formed of thick copper foil may be released with mechanically weak force, there remains the 1-5 μm ultra-thin metal layer 122 integral with the metal electrode 110 on the electronic device backside.
  • Next, a mixed solution of sulfuric acid and hydrogen peroxide is sprayed to the metal layer 122, to chemically dissolve and remove the metal layer 122. The etching of this metal layer 122 is performed until the first plating film 104 is exposed, as shown in FIG. 11G. This first plating film 104 also serves as an etching stopper of the metal layer 122. The above steps result in a coreless package electronic device 200 in which there is no core substrate by removal of the core substrate from the package.
  • As the method for removing the metal layer 122 after sealing resin 203 sealing, where the metal layer 122 comprises copper foil, it is possible to use a ferric chloride solution, copper chloride solution, sulfuric acid-hydrogen peroxide solution, sulfuric acid-peroxomonosulfuric acid potassium solution, sulfuric acid-peroxodisulfuric acid potassium solution, nitric acid solution, etc.
  • According to the fourth embodiment, since the carrier layer 121 formed of thick copper foil is released from the metal layer 122, so that only the metal layer 122 formed of thin copper foil may thereby be the final substance to be removed, it is possible to reduce the load of chemical dissolution or mechanical grinding for exposing the metal electrode surface from a package backside, and to enormously facilitate operation.
  • As a low-cost copper dissolution liquid whose waste water is easy to treat, a mixed solution of sulfuric acid and hydrogen peroxide is used in many cases. The copper dissolution velocity of this solution is generally 5-20 μm/min, which therefore allows 1-5 μm thick copper foil, which remains on the package backside, to be easily dissolved and removed in the short treatment time of the order of 10-60 sec.
  • The method for removing the metal layer 122 may also use chemical or electrochemical dissolution other than in this embodiment, or mechanical grinding, or a combination thereof.
  • FIGS. 12A-12H show a fabrication method of an electronic device substrate according to a fifth embodiment of the present invention. This embodiment shows another fabrication method of an electronic device substrate using as the core substrate the carrier-laminated core substrate 120 explained in the third embodiment.
  • There is first prepared a carrier-laminated core substrate 120. As shown in FIG. 12A, this carrier-laminated core substrate 120 includes an ultra-thin metal layer 122 deposited on a releasable carrier layer 121 formed of copper foil, and uses above-mentioned XTF (Japan Olin Brass Corp.).
  • As shown in FIG. 12B, a taping member 130 is prepared as a core substrate in which a polyimide tape 131 which serves as an insulating film is coated with 12 μm thick adhesive 132. As shown in FIG. 12C, this taping member 130 is superimposed on the carrier-laminated core substrate 120, which is passed between a pair of rolls 150A and 150B, to laminate the taping member 130 and the carrier-laminated core substrate 120 by roll lamination, which results in a base material 140. Here, “UPILEX® S” (thickness: 25 μm), UBE INDUSTRIES, LTD, is used as the polyimide tape 131, and “X SERIES” (comprising epoxy resin), Tomoegawa Paper Co., Ltd. as adhesive 132.
  • In this embodiment, the polyimide tape 131 with adhesive 132 is used because of its excellent heat and chemical resistance. Thus, any tape having such properties may be used in place of the polyimide tape 131.
  • The base material 140 comprises 5 layers of ultra-thin copper foil (metal layer 122: 1 μm)/release layer (about 100 Angst)/carrier copper foil (carrier layer 121: 35 μm)/adhesive 132 (12 μm)/support substrate (polyimide tape 131: 25 μm) from the surface layer.
  • By making the adhesive force between the release layer and carrier layer 121 smaller than the adhesive force between the release layer and metal layer 122, it is possible to mechanically release and remove the release layer, which occupies most of this substrate, and the carrier layer 121, or the carrier layer 121 and the polyimide tape 131, which serves as the support substrate. This release layer may be either an organic release layer or an inorganic release layer, which has the above adhesive force difference.
  • Further, the thickness of the metal layer 122 is 1-5 μm, taking account of ease of etching, and the composition of the metal layer 122 comprises any of copper and copper alloy foil, stainless foil, aluminum and aluminum alloy foil, nickel and nickel alloy foil, or tin and tin alloy foil.
  • Although as mentioned above, the thickness of the metal layer 122 is preferably 5 μm or less, it may be increased in case of insufficient strength for supporting the package side.
  • Next, as shown in FIG. 12D, the metal layer 122 of the base material 140 is coated with a 15 μm thick PSR film 102 which serves as the first electrical insulation layer, by screen printing. Next, as shown in FIG. 12E, the PSR film 102 is irradiated with ultraviolet rays 107 via a photomask 108. As shown in FIG. 12F, this is followed by development and formation of openings 103 in a desired shape on the PSR film 102.
  • Next, as shown in FIG. 12G, the base material 140 provided with the PSR film 102 is immersed in an electrical gold plating liquid for forming a first plating film 104 and, using the ultra-thin copper foil as a cathode, a 0.5 μm thick gold plating film is applied to the openings 103 as a first plating film 104.
  • Next, by immersion in an electrical nickel plating liquid, a 1 μm thick nickel plating film is applied to the first plating film 104 as a second plating film 105, immediately followed by immersion in an electrical gold plating liquid for applying a 0.5 μm thick gold plating film to the second plating film 105 as a third plating film 106. This is followed by sufficient water washing and subsequent drying, which results in an electronic device substrate 100.
  • The fifth embodiment exhibits the following advantages:
  • (a) Since the base material 140 has the carrier-laminated core substrate 120 laminated with the insulative and heat-resistant polyimide tape 131, no masking tape mounting is required during plating. For this reason, during masking tape releasing, the carrier layer 121 cannot be released together.
  • (b) Since the carrier layer 121 is joined to the polyimide tape 131 (support substrate) to serve as the support body during carrying in the fabrication process, it is possible to enhance mechanical durability of the electronic device substrate 100. Also, the polyimide tape 131 can serve as the support body during carrying in the fabrication process.
  • FIGS. 13A-13G show a fabrication method of an electronic device according to a sixth embodiment of the present invention, in which is shown the fabrication method of an electronic device 200 using the electronic device substrate 100 according to the fifth embodiment shown in FIG. 12.
  • As shown in FIG. 13A, there is first prepared an electronic device substrate 100 produced with the method shown in FIG. 12. Next, as shown in FIG. 13B, after an electronic component (IC chip) 201 is bonded with a die bonding paste to a specified position in a top surface of the PSR film 102, an aluminum electrode terminal not shown of electronic component 201 and the third plating film 106 are electrically connected to each other with metallic bonding wires 202, as shown in FIG. 13C.
  • Next, as shown in FIG. 13D, this is followed by sealing resin 203 sealing for covering the electronic component 201, the bonding wires 202 and the third plating film 106 for protecting the electronic component 201 and the bonding wires 202 from external environment. Next, as shown in FIG. 13E, the taping member 130 and the carrier layer 121 are released together from the metal layer 122, to expose the metal layer 122, as shown in FIG. 13F.
  • Here, prior to releasing of the taping member 130 and the carrier layer 121, in FIG. 13D, the electronic device substrate 100 comprises 7 layers of sealing resin 203 or electronic component 201 and die bonding paste or bonding wires 202/PSR film 102, or metal electrode layer (third plating film 106)/ultra-thin copper foil (metal layer 122)/release layer/carrier copper foil (carrier layer 121)/adhesive 132/support substrate (polyimide tape 131), from the surface layer. In this, the adhesive force of the interface between the ultra-thin copper foil (metal layer 122) and the release layer is 20 N/m which is very weak compared to the adhesive force of the other interfaces, 1000 N/m or more. Accordingly, the polyimide tape 131, carrier layer 121 and release layer are released precisely so as to easily expose the surface of the ultra-thin copper foil (metal layer 122).
  • Next, a mixed solution of sulfuric acid and hydrogen peroxide is sprayed to the metal layer 122, to chemically dissolve and remove the metal layer 122. The etching of this metal layer 122 is performed until the first plating film 104 on the package backside is exposed, as shown in FIG. 13G. This first plating film 104 also serves as an etching stopper of the metal layer 122, as in the second embodiment. The above steps result in a coreless package electronic device 200 in which the external connection terminal does not project from the package.
  • FIG. 14 shows planar structure of the electronic device according to the fifth embodiment. This electronic device 200 comprises an electronic component 201 mounted in a middle portion of an electronic device substrate 100, and plural metal electrodes 110 provided around the electronic component 201. Also, plural aluminum electrode terminals 201 a are provided around the electronic component 201 as electrodes, and these aluminum electrode terminals 201 a and metal electrodes 110 are connected to each other with bonding wires 202.
  • The sixth embodiment exhibits the following advantages:
  • (a) Since the relatively thick carrier-laminated core substrate 120 is further laminated with the polyimide tape 131, it is possible to enhance durability against mechanical stress during substrate fabrication and package assembly.
  • (b) Since no masking tape is used, it is possible to not only facilitate operation, but also prevent the relatively thick copper foil as the carrier from being released concurrently during masking tape releasing.
  • FIG. 15 shows an electronic device substrate according to a seventh embodiment of the present invention. This electronic device substrate 100 comprises a composite metal layer (composite copper foil) 160 comprising a metal layer 161 formed of copper foil as base material and with a release layer deposited thereon, and a thin metal film 162 further deposited on the release layer; a taping member 130 laminated on the composite metal layer 160 via adhesive 132 (see FIG. 16); a photo solder resist (PSR) film 102 as a first electrical insulation layer formed in a specified pattern on the metal layer 161; a first plating film 104 provided in an opening 103 formed in a specified position of the PSR film 102; a second plating film 105 provided on the first plating film 104; and a third plating film 106 provided on the second plating film 105.
  • From the points of view of availability, cost, high electrical conductivity, and removability in a final step, the metal layer 161 most preferably comprises copper foil, but may comprise stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, tin or tin alloy foil.
  • The composite metal layer 160 needs to be 20 μm or more thick because mechanical durability is required in carrying and fabrication. On the other hand, when it is used in an electronic device, the metal layer 161 needs to be finally removed, in which case the thick metal layer 161 requires the long processing time even in chemical dissolution, or mechanical grinding. To solve this, the metal layer 161 is reinforced with the PSR film 102, and to reduce the time of dissolution or grinding, the metal layer 161 uses e.g., 12 μm thick copper foil for ensuring mechanical durability and reduction of removal time.
  • The PSR film 102 uses an organic resist film such as an insoluble solder resist or a photo solder resist.
  • The first plating film 104 suitably uses gold, silver, palladium, nickel, tin or solder plating for solder packaging. Also, in the case of pressure weld packaging with an anisotropic conductive film (ACF), anisotropic conductive paste (ACP), non-conductive film (NCF), or non-conductive paste (NCP), the first plating film 104 suitably uses gold, silver, palladium, or nickel.
  • The second plating film 105 is provided as a barrier layer for preventing diffusion of tin in the solder into the gold, and uses nickel or copper. For nickel, its thickness is desirably 3 μm or more, while for copper, its thickness is desirably 5 μm or more.
  • The reason for that is as follows: After package completion, the first plating film 104 exposed on the package backside is desirably formed of gold plating because of ease of packaging. However, gold thermally diffuses very fast with tin, so that it immediately diffuses and vanishes during soldering. For that reason, if the second plating film 105 does not serve as a diffusion barrier with tin, the tin causes thermal diffusion of the second plating film, which reaches the third plating film 106. As a result, wire-bonding portion is polluted significantly. Thus the second plating film 105 needs to have thickness for preventing thermal diffusion of tin during packaging.
  • The thickness required for the second plating film 105 is determined by dissolution velocity (diffusion velocity) of each metal into fused solder. The solder packaging performance of the package requires reflow testing durability in which immersion in a solder bath at 260° C. for 10 sec is repeated 3 times or more. Specifically, the multiplied immersion time in the solder bath is 30 sec or more. Here, because the diffusion velocity of tin into nickel at 260° C. is 0.01 μm/s or less (see Tadashi Osawa, “HANDADUKE NO KISO TO OUYOU”, 2000, KOGYO CHOSAKAI), the diffusion thickness for 30 sec immersion is on the order of 0.3 μm calculationally, but because the thin plating film has many pinholes, and serves insufficiently as the diffusion barrier film, forming a film with few pinholes requires 3 μm.
  • In the case of copper selected as the second plating film, the diffusion velocity of tin into copper at 260° C. is on the order of 0.1 μm/s (see the above-mentioned reference). Therefore the diffusion thickness for 30 sec immersion is on the order of 3 μm calculationally. For that reason, taking account of safety, 5 μm or more would be desirable.
  • The thickness of the second plating layer for serving as the diffusion prevention layer varies according to the number of times of reflow testing required. For example, in the case of durability of 6 times of 260° C. and 10 sec reflow testing, 3 μm is acceptable for nickel, but the order of 10 μm is required for copper.
  • The third plating film 106 is provided for electrical connection to an electrode of an electronic component. The third plating film 106 can use gold, silver, and palladium. When an electronic component with a gold bump or a solder bump formed therein is flip-chip-connected, gold, tin, palladium and solder plating are required.
  • In the case of use of copper plating in the second plating film 105, to prevent thermal diffusion of copper into the top surface, it is desirable that nickel of the order of 1 μm be plated on the copper, and then gold, silver, and palladium applied thereto.
  • The combination of the first, second, and third plating films 104-106 constitutes a metal electrode 110, which serves as a wiring pattern in the electronic device.
  • FIGS. 16A-16H show a fabrication method of the electronic device substrate according to the seventh embodiment of the present invention.
  • First, as shown in FIG. 16A, there is prepared a composite metal layer (composite copper foil) 160 comprising a metal layer 161 formed of 18 μm thick rolled copper foil and with a release layer deposited thereon, and a thin metal film 162 further deposited on the release layer. This composite metal layer 160 may use “CopperBond® Extra Thin Foil (XTF)” (Japan Olin Brass Corp.), for example.
  • Such composite copper foil is called carrier-laminated copper foil. The carrier-laminated core substrate is the base material, in which, to provide thin metal foil (in many cases, copper foil), thin metal foil is formed by electrolysis after a release layer that has weak adhesion so as to be released in the subsequent step is formed in the carrier layer formed of metal foil (in many cases, copper foil) that is as thick as 18 μm or more.
  • In addition to the above “CopperBond® Extra Thin Foil (XTF)” (Japan Olin Brass Corp.), as carrier-laminated metal foil, there is “MicroThin™” (Mitsui Mining & Smelting Co. Ltd.). The latter is base material that uses an organic release layer as the release layer, in which the other configuration is the same as in the former. In both, the metal layer 122 (ultra-thin copper foil) in the surface layer and carrier layer 121 with a thick base can be released from each other with a weak force of the order of 20 N/m. In particular, the former base material has an inorganic release layer, and is therefore easily releasable after heating at more than 400° C. The carrier-laminated ultra-thin copper foil with an organic release layer has the drawback that the heat-resistant temperature is as low as the order of 230° C. compared to inorganic release layer material.
  • As shown in FIG. 16B, a taping member 130 is prepared in which a polyimide tape 131 is coated with adhesive 132. Here, “UPILEX® S” (thickness: 25 μm), UBE INDUSTRIES, LTD, is used as the polyimide tape 131, and “X SERIES” (comprising epoxy resin), Tomoegawa Paper Co., Ltd. as adhesive 132.
  • As shown in FIG. 16C, the polyimide tape 131 and composite metal layer 160 are laminated with adhesive 132 and metal film 162 facing each other by roll lamination, which results in a base material 140 comprising 5 layers of rolled copper foil (metal layer 161: 18 μm)/release layer (about 100 Angst)/ultra-thin copper foil (3 μm)/adhesive 132 (12 μm)/support substrate (polyimide tape 131: 25 μm) from the surface layer.
  • Next, as shown in FIG. 16D, the metal layer 161 of the base material 140 is coated with a 15 μm thick PSR film 102 which serves as the first electrical insulation layer, by screen printing. Next, as shown in FIG. 16E, the PSR film 102 is irradiated with ultraviolet rays 107 via a photomask 108. As shown in FIG. 16F, this is followed by development and formation of openings 103 in a desired shape on the PSR film 102.
  • Next, as shown in FIG. 16G, the substrate of FIG. 16F is immersed in an electrical gold plating liquid for forming a first plating film 104 and, using the ultra-thin copper foil as a cathode, a 0.5 μm thick gold plating film is applied to the openings 103 as a first plating film 104.
  • Next, as shown in FIG. 16H, by immersion in an electrical nickel plating liquid, a 5 μm thick nickel plating film is applied to the first plating film 104 as a second plating film 105, immediately followed by immersion in an electrical gold plating liquid for applying a 0.5 μm thick gold plating film to the second plating film 105 as a third plating film 106. This is followed by sufficient water washing and subsequent drying, which results in an electronic device substrate 100.
  • The seventh embodiment exhibits the following advantages:
  • (a) Since the base material 140 has the composite metal layer 160 laminated with the insulative and heat-resistant polyimide tape 131, no masking tape mounting is required during plating. For this reason, during masking tape releasing, the metal film 162 cannot be released together.
  • (b) Since laminating the metal film 162 of the composite metal layer 160 with the taping member 130 that serves as the support substrate maintains the thickness balance with the polyimide tape 131, it is possible to release and remove the polyimide tape very smoothly.
  • FIGS. 17A-17G show a fabrication method of an electronic device using an electronic device substrate according to an eighth embodiment.
  • First, an electronic component (IC chip) 201 is bonded with a die bonding paste to a specified position on a PSR film 102 of an electronic device substrate 100 shown in FIG. 17A explained in FIG. 16, as shown in FIG. 17B. Next, an aluminum electrode terminal not shown of the electronic component 201 and the third plating film 106 of the electronic device substrate 100 are electrically connected to each other with metallic bonding wires 202, as shown in FIG. 17C.
  • Next, as shown in FIG. 17D, this is followed by sealing resin 203 sealing for covering the electronic component 201, the bonding wires 202 and the third plating film 106 for protecting the electronic component 201 and bonded portions from external environment. Next, as shown in FIG. 17E, the taping member 130 and the metal layer 160 are released together from the metal layer 161, to expose the metal layer 161, as shown in FIG. 17F.
  • In FIG. 17D, the electronic device substrate 100 comprises 7 layers of sealing resin 203 or electronic component 201 and die bonding paste or bonding wires 202 (metallic wires)/PSR film 102 or third plating film 106/rolled copper foil (metal layer 161)/release layer/ultra-thin copper foil (metal film 162)/adhesive 132/support substrate (polyimide tape 131), from the surface layer. In this, the adhesive force of the interface between the rolled copper foil (metal layer 161) and the release layer is 20 N/m which is very weak compared to the adhesive force of the other interfaces, 1000 N/m or more. Accordingly, the polyimide tape 131, metal film 162 and release layer are released precisely so as to easily expose the surface of the rolled copper foil (metal layer 161).
  • Next, a mixed solution of sulfuric acid and hydrogen peroxide is sprayed to the metal layer 161, to chemically dissolve and remove the metal layer 161. The etching of this metal layer 161 is performed until the first plating film 104 is exposed, as shown in FIG. 17G. This first plating film 104 also serves as an etching stopper of the metal layer 161, as in the second embodiment. The above steps result in a coreless package electronic device 200 in which there is no core substrate by removal of the core substrate from the package. The planar structure of the electronic device 200 in this embodiment is shown in FIG. 14.
  • The eighth embodiment exhibits the following advantages:
  • (a) Since the composite metal layer 160 is further laminated with the heat-resistant taping member 130, it is possible to enhance durability against thermal mechanical stress during substrate fabrication and package assembly.
  • (b) Since during plating of the openings formed of the insulative substance applied to the relatively thick rolled copper foil surface, metal film 162 is laminated beforehand with the polyimide tape 131, no masking tape lamination is required. It is therefore possible to not only facilitate operation, but also prevent the ultra-thin copper foil from being released concurrently during masking tape releasing.
  • (c) Since the thickness balance of the composite metal layer 160 and the taping member 130 is maintained, it is possible to release and remove the polyimide tape 131 very smoothly.
  • (d) Although tin thermally diffuses immediately during gold soldering of the gold-plated electrode in the package lower surface, as the 3 μm or more nickel plating film is applied midway in plating configuration, the nickel in the intermediate layer serves as a tin diffusion barrier layer in the plural number of times of soldering. Since the 3 μm or more nickel plating prevents tin from reaching the top surface due to diffusion in the nickel even in the case of at least 7 times of repeated 260° C. and 30 sec reflow testing, no wire-bonded portions are damaged.
  • The eighth embodiment uses the 18 μm thick rolled copper foil as the metal layer 161, but may use therefor electrolytic copper foil, or other metal foil. Also, use of thinner metal foil makes it possible to reduce the load of removal by chemical dissolution or mechanical grinding.
  • FIG. 18 shows an electronic device substrate according to a ninth embodiment of the present invention. The plating electrode configuration of the previous embodiment comprises 3 layers of gold/nickel/gold from the lowermost layer that serves as the electrode to be packaged on the package backside, but copper may practically be plated in place of the nickel. In this case, since the diffusion velocity of copper is 10-fold or more the diffusion velocity of nickel, the thickness required for barrier of diffusion with tin is increased.
  • FIG. 18 shows an example where copper is used as a second plating film. The fabrication method is substantially the same as in the seventh embodiment. Specifically, the steps of FIGS. 16A-16F provide an opening in a PSR film on a tape substrate using peelable copper foil as a base.
  • Next, the substrate of FIG. 16F is immersed in an electrical gold plating liquid for forming a first plating film 104 and, using the ultra-thin copper foil as a cathode, a 0.5 μm thick gold plating film is applied to the openings 103 as a first plating film 104, as shown in FIG. 16G.
  • Next, by immersion in an electrical copper plating liquid, a 10 μm thick copper plating film is applied to the first plating film 104 as a second plating film 105, followed by immersion in an electrical nickel plating liquid for applying a 1 μm thick nickel plating film to the second plating film 105 as a third plating film 106, immediately followed by immersion in an electrical gold plating liquid for applying a 0.5 μm thick gold plating film to the third plating film 106 as a fourth plating film 106′. This is followed by sufficient water washing and subsequent drying, which results in an electronic device substrate 100.
  • A schematic diagram of the plating film with this configuration is shown in FIG. 18. The plating configuration of this embodiment comprises 4 layers of gold (0.5 μm)/copper (10 μm)/nickel (1 μm)/gold (0.5 μm) from the lowermost layer that serves as the electrode to be packaged on the package backside.
  • According to the ninth embodiment, besides the advantages (a) and (b) of the seventh embodiment, since most of the wiring is formed with copper plating, the electrical and thermal conductivities are high, and the transmission properties of the wiring are excellent.
  • A process for assembling an electronic component using the tape substrate of the ninth embodiment, and its advantages are similar to those of the eight embodiment.
  • The invention is not limited to each embodiment above, but various modifications are possible within the range not departing from or altering the technical ideas of the invention.
  • In each embodiment above, a solder ball may be connected to the metal electrode 110. Further, the electronic component 201 and the third plating film 106 may be electrically connected to each other with solder bumps in place of wire bonding.
  • Although the metal electrode 110 is shown as comprising 3 layers of gold/nickel/gold assuming the soldering packaging of the wire bonding type package in each embodiment above, it is possible to freely combine a proper kind and thickness according to assembling methods of electronic component 201, particularly electrical connection methods of the component and substrate, and methods for packaging the assembled component onto a printed wiring board.
  • In each embodiment above, solder bumps may be attached to first plating film 104, to fabricate BGA (ball grid array) electronic device substrate 100 or electronic device 200. Also, the electrical connection of an electrode of electronic component 201 in electronic device 200, and metal electrode 110 may use connection using either of wire bonding, which connects the backside of electronic component 201 to electronic device substrate 100, followed by metallic thin wire connection, or a flip chip, which connects bumps to electronic component 201, followed by connection to electronic device substrate 100 via the bumps.
  • Although the example is shown in each embodiment above, in which there is one electronic component 201 mounted in one electronic device 200, the invention may be applied to a multi-chip package in which are mounted plural components. Further, the invention may be applied to an electronic device, in which plural components are placed in array in unit area, and collectively resin-sealed, followed by being diced into small pieces each corresponding to unit component.
  • In each embodiment above, the electronic component may be a functional component, other than an IC chip, such as a capacitor, inductor, transistor, diode, MEMS, electrical filter, etc. to which the invention may be applied, as in the example of the IC chip.
  • Although the invention has been described with respect to the specific embodiments for complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.

Claims (29)

1. An electronic device substrate, comprising:
a thin-plate core substrate;
a metal electrode provided on the core substrate and electrically connected to an electrode of an electronic component to be packaged thereon; and
an electrical insulation layer provided to surround the metal electrode.
2. The electronic device substrate according to claim 1, wherein:
the core substrate comprises any of copper foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, or tin or tin alloy foil.
3. The electronic device substrate according to claim 1, wherein:
the core substrate comprises a carrier layer formed of a metal as raw material, a release layer formed over the carrier layer, and a metal layer formed over the release layer, and the metal layer is arranged on the electrical insulation layer side.
4. The electronic device substrate according to claim 3, wherein:
the metal layer has the smaller bond strength between the metal layer and the carrier layer via the release layer than the bond strength between the metal layer and the electrical insulation layer.
5. The electronic device substrate according to claim 3, wherein:
the release layer comprises an organic-based or inorganic-based release layer.
6. The electronic device substrate according to claim 3, wherein:
the metal layer comprises copper foil, copper alloy foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, tin or tin alloy foil.
7. The electronic device substrate according to claim 1, wherein:
the core substrate is laminated with a support substrate.
8. The electronic device substrate according to claim 7, wherein:
the support substrate comprises an insulation film with an adhesive.
9. The electronic device substrate according to claim 1, wherein:
the electrical insulation layer comprises a solder resist or a photo solder resist.
10. The electronic device substrate according to claim 1, wherein:
the metal electrode comprises a single layer of an elemental substance of gold, silver, copper, nickel, palladium, tin, rhodium, cobalt, or their alloy, or a stacked layer thereof.
11. The electronic device substrate according to claim 1, wherein:
the metal electrode comprises at least 5 μm or more copper or copper alloy plating, or 3 μm or more nickel or nickel alloy plating.
12. A method for fabricating an electronic device substrate, comprising the steps of:
forming an electrical insulation layer on one side of a metallic core substrate;
forming an opening in the electrical insulation layer; and
forming a metal electrode in the opening.
13. The method for fabricating an electronic device substrate according to claim 12, wherein:
the core substrate comprises a composite base material with a carrier layer, a release layer, and a metal layer stacked therein.
14. The method for fabricating an electronic device substrate according to claim 12, wherein:
the core substrate comprises a composite base material with a carrier layer, a release layer, and a metal layer stacked therein, the composite base material being integral with a support substrate.
15. The method for fabricating an electronic device substrate according to claim 14, wherein:
the support substrate comprises an insulation film with an adhesive.
16. The method for fabricating an electronic device substrate according to claim 12, wherein:
the electrical insulation layer is bonded to the core substrate by coating or pressure-welding.
17. The method for fabricating an electronic device substrate according to claim 12, wherein:
the electrical insulation layer comprises a solder resist or a photo solder resist.
18. The method for fabricating an electronic device substrate according to claim 12, wherein:
the core substrate comprises any of copper foil, stainless foil, aluminum or aluminum alloy foil, nickel or nickel alloy foil, or tin or tin alloy foil.
19. An electronic device, comprising:
an electronic component in which is included one or more electrodes for external connection;
one or more metal electrodes to which is mounted the electronic component for being electrically connected to the electrode, and which are formed to pass through the thickness of an electrical insulation layer around the electronic component; and
an insulative covering material that covers the surface of the electronic component and the metal electrode.
20. The electronic device according to claim 19, wherein:
the metal electrode is connected to a solder ball.
21. The electronic device according to claim 19, wherein:
the metal electrode is electrically connected to the electrode of the electronic component with a metallic thin wire.
22. The electronic device according to claim 19, wherein:
the metal electrode is electrically connected to the electrode of the electronic component with a bump.
23. An electronic device, comprising:
an electronic component;
a metal electrode provided in a region that is electrically connected to an electrode of the electronic component; and
an insulative covering material that covers the electronic component and having the metal electrode in a portion on its surface, wherein:
an electrical insulation layer is provided around the metal electrode in the surface of the insulative covering material.
24. The electronic device according to claim 23, wherein:
the metal electrode is connected to a solder ball.
25. The electronic device according to claim 23, wherein:
the metal electrode is electrically connected to the electrode of the electronic component with a metallic thin wire.
26. The electronic device according to claim 23, wherein:
the metal electrode is electrically connected to the electrode of the electronic component with a bump.
27. A method for fabricating an electronic device, comprising the steps of:
mounting an electronic component to an electronic device substrate comprising, on a core substrate, an electrical insulation layer and one or more metal electrodes formed in the electrical insulation layer to pass through the thickness of the electrical insulation layer;
electrically connecting a particular electrode of the electronic component and the metal electrode;
covering, with an insulative covering material, at least an electrical connection portion of the electronic component and the metal electrode; and
removing the core substrate from the electronic device substrate.
28. The method for fabricating an electronic device substrate according to claim 27, wherein:
the step of removing the core substrate from the electronic device substrate is performed by chemical dissolution, electrochemical dissolution, mechanical grinding, or a combination thereof.
29. The method for fabricating an electronic device substrate according to claim 27, wherein:
when the core substrate comprises plural layers with a release layer inserted therein, the step of removing the core substrate from the electronic device substrate comprises releasing the front side of the core substrate from the surface of the release layer, thereafter removing the metal layer of the core substrate that remains in the electrical insulation layer, by chemical dissolution, electrochemical dissolution, mechanical grinding, or a combination thereof.
US11/376,556 2005-03-17 2006-03-16 Electronic device substrate and its fabrication method, and electronic device and its fabrication method Abandoned US20060225918A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/081,538 US8230591B2 (en) 2005-03-17 2008-04-17 Method for fabricating an electronic device substrate
US12/432,249 US8101864B2 (en) 2005-03-17 2009-04-29 Electronic device substrate and its fabrication method, and electronic device and its fabrication method

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2005-076674 2005-03-17
JP2005076674 2005-03-17
JP2005-290463 2005-10-03
JP2005290463A JP5001542B2 (en) 2005-03-17 2005-10-03 Electronic device substrate, method for manufacturing the same, and method for manufacturing the electronic device

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US12/081,538 Division US8230591B2 (en) 2005-03-17 2008-04-17 Method for fabricating an electronic device substrate
US12/432,249 Division US8101864B2 (en) 2005-03-17 2009-04-29 Electronic device substrate and its fabrication method, and electronic device and its fabrication method

Publications (1)

Publication Number Publication Date
US20060225918A1 true US20060225918A1 (en) 2006-10-12

Family

ID=36942468

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/376,556 Abandoned US20060225918A1 (en) 2005-03-17 2006-03-16 Electronic device substrate and its fabrication method, and electronic device and its fabrication method
US12/081,538 Expired - Fee Related US8230591B2 (en) 2005-03-17 2008-04-17 Method for fabricating an electronic device substrate
US12/432,249 Expired - Fee Related US8101864B2 (en) 2005-03-17 2009-04-29 Electronic device substrate and its fabrication method, and electronic device and its fabrication method

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/081,538 Expired - Fee Related US8230591B2 (en) 2005-03-17 2008-04-17 Method for fabricating an electronic device substrate
US12/432,249 Expired - Fee Related US8101864B2 (en) 2005-03-17 2009-04-29 Electronic device substrate and its fabrication method, and electronic device and its fabrication method

Country Status (7)

Country Link
US (3) US20060225918A1 (en)
JP (1) JP5001542B2 (en)
KR (1) KR100800251B1 (en)
DE (1) DE102006012322A1 (en)
FR (1) FR2883415A1 (en)
IT (1) ITMI20060484A1 (en)
TW (1) TWI279893B (en)

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070245551A1 (en) * 2006-04-18 2007-10-25 Tso-Hung Yeh Method Of Manufacturing Coreless Substrate
US20080251494A1 (en) * 2007-04-13 2008-10-16 Samsung Electro-Mechanics Co., Ltd. Method for manufacturing circuit board
US20080296782A1 (en) * 2007-06-04 2008-12-04 Infineon Technologies Ag Semiconductor device
US20100149758A1 (en) * 2008-12-12 2010-06-17 Kun Yuan Technology Co., Ltd. Package module for a memory IC chip
US20100218983A1 (en) * 2009-02-27 2010-09-02 Ibiden Co., Ltd. Method for manufacturing printed wiring board and printed wiring board
US20100244249A1 (en) * 2009-03-31 2010-09-30 Stmicroelectronics (Grenoble) Sas Semiconductor package
US7902660B1 (en) * 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US20110057748A1 (en) * 2009-09-10 2011-03-10 Sony Corporation Semiconductor device and communication apparatus
US7932595B1 (en) 2002-11-08 2011-04-26 Amkor Technology, Inc. Electronic component package comprising fan-out traces
US7977163B1 (en) 2005-12-08 2011-07-12 Amkor Technology, Inc. Embedded electronic component package fabrication method
US20110177690A1 (en) * 2008-08-06 2011-07-21 Hitachi Ltd. Polishing solution for cmp, and method for polishing substrate using the polishing solution for cmp
US8188584B1 (en) 2002-11-08 2012-05-29 Amkor Technology, Inc. Direct-write wafer level chip scale package
US20120175161A1 (en) * 2009-09-16 2012-07-12 Murata Manufacturing Co., Ltd. Module incorporating electronic component
US20120250250A1 (en) * 2011-04-01 2012-10-04 Masashige Tatebe Advanced techniques for bonding metal to plastic
US8703546B2 (en) * 2010-05-20 2014-04-22 Taiwan Semiconductor Manufacturing Company, Ltd. Activation treatments in plating processes
US20140170815A1 (en) * 2010-09-10 2014-06-19 Samsung Electro-Mechanics Co., Ltd. Embedded ball grid array substrate and manufacturing method thereof
US20140226346A1 (en) * 2013-02-12 2014-08-14 Shinko Electric Industries Co., Ltd. Wiring board and light emitting device
US20150237738A1 (en) * 2012-09-20 2015-08-20 Jumatech Gmbh Method for producing a circuit board element, and circuit board element
US9173336B2 (en) 2009-05-19 2015-10-27 Apple Inc. Techniques for marking product housings
US9185835B2 (en) 2008-06-08 2015-11-10 Apple Inc. Techniques for marking product housings
US9314871B2 (en) 2013-06-18 2016-04-19 Apple Inc. Method for laser engraved reflective surface structures
US9331041B2 (en) 2011-02-08 2016-05-03 Rohm Co., Ltd. Semiconductor device and semiconductor device manufacturing method
KR20160099642A (en) * 2014-01-13 2016-08-22 아우토-카벨 매니지먼트 게엠베하 Printed circuit board, circuit, and method for the production of a circuit
US9434197B2 (en) 2013-06-18 2016-09-06 Apple Inc. Laser engraved reflective surface structures
CN107146774A (en) * 2017-04-19 2017-09-08 深圳市环基实业有限公司 A kind of IC package support plate and its packaging technology
US9845546B2 (en) 2009-10-16 2017-12-19 Apple Inc. Sub-surface marking of product housings
US9849650B2 (en) 2009-08-25 2017-12-26 Apple Inc. Techniques for marking a substrate using a physical vapor deposition material
US9962788B2 (en) 2009-10-16 2018-05-08 Apple Inc. Sub-surface marking of product housings
US10071584B2 (en) 2012-07-09 2018-09-11 Apple Inc. Process for creating sub-surface marking on plastic parts
US10071583B2 (en) 2009-10-16 2018-09-11 Apple Inc. Marking of product housings
US10141272B2 (en) 2014-03-31 2018-11-27 Shin-Etsu Chemical Co., Ltd. Semiconductor apparatus, stacked semiconductor apparatus and encapsulated stacked-semiconductor apparatus each having photo-curable resin layer
US10220602B2 (en) 2011-03-29 2019-03-05 Apple Inc. Marking of fabric carrying case for a portable electronic device
US10319653B2 (en) 2014-03-31 2019-06-11 Shin-Etsu Chemical Co., Ltd. Semiconductor apparatus, stacked semiconductor apparatus, encapsulated stacked-semiconductor apparatus, and method for manufacturing the same
US10440845B2 (en) * 2014-07-18 2019-10-08 Zf Friedrichshafen Ag Electronic transmission controller, and method for producing same
CN110832957A (en) * 2017-06-28 2020-02-21 罗伯特·博世有限公司 Electronic module and method for producing an electronic module
US10796921B2 (en) 2009-07-16 2020-10-06 Hitachi Chemical Company, Ltd. CMP fluid and method for polishing palladium
US11735802B2 (en) * 2020-04-27 2023-08-22 International Business Machines Corporation Electroplated metal layer on a niobium-titanium substrate
US11938554B2 (en) 2018-10-25 2024-03-26 International Business Machines Corporation Electroplating of niobium titanium

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5001542B2 (en) * 2005-03-17 2012-08-15 日立電線株式会社 Electronic device substrate, method for manufacturing the same, and method for manufacturing the electronic device
KR100835720B1 (en) 2006-12-04 2008-06-05 삼성전기주식회사 Image sensor module and camera module using it
WO2009008526A1 (en) 2007-07-06 2009-01-15 Ddk Ltd. Process for producing electronic component, and electronic component produced by the process
JP5034913B2 (en) * 2007-12-07 2012-09-26 住友金属鉱山株式会社 Semiconductor device manufacturing substrate and manufacturing method thereof
WO2009081929A1 (en) * 2007-12-26 2009-07-02 Fujikura Ltd. Mounted board and method for manufacturing the same
JP5320863B2 (en) * 2008-07-02 2013-10-23 オムロン株式会社 Electronic components
JP2010056269A (en) * 2008-08-28 2010-03-11 Nec Tokin Corp Solid-state electrolytic capacitor
JP2010123703A (en) * 2008-11-19 2010-06-03 Furukawa Electric Co Ltd:The Printed wiring board with carrier, and method of manufacturing the same
JP2010258311A (en) * 2009-04-27 2010-11-11 Furukawa Electric Co Ltd:The Method of manufacturing printed wiring board
TW201110275A (en) * 2009-05-13 2011-03-16 Seiko Instr Inc Electronic component, manufacturing method for electronic component, and electronic device
JP5120342B2 (en) 2009-06-18 2013-01-16 ソニー株式会社 Manufacturing method of semiconductor package
JP5636184B2 (en) * 2009-11-19 2014-12-03 日立マクセル株式会社 Semiconductor device, substrate for semiconductor device, and manufacturing method thereof
US8194400B2 (en) * 2009-12-11 2012-06-05 Kabushiki Kaisha Toshiba Electronic device
KR20110077403A (en) * 2009-12-30 2011-07-07 삼성전기주식회사 A carrier member for manufacturing a substrate and a method of manufacturing a substrate using the same
US8569894B2 (en) 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
TWI411075B (en) 2010-03-22 2013-10-01 Advanced Semiconductor Eng Semiconductor package and manufacturing method thereof
EP2378550A1 (en) * 2010-04-14 2011-10-19 Nxp B.V. Leadless IC package and manufacturing method thereof
JP5333353B2 (en) * 2010-06-14 2013-11-06 住友金属鉱山株式会社 Semiconductor device mounting substrate and manufacturing method thereof
US20120077054A1 (en) * 2010-09-25 2012-03-29 Tao Wu Electrolytic gold or gold palladium surface finish application in coreless substrate processing
US9406658B2 (en) 2010-12-17 2016-08-02 Advanced Semiconductor Engineering, Inc. Embedded component device and manufacturing methods thereof
TW201248745A (en) * 2011-05-20 2012-12-01 Subtron Technology Co Ltd Package structure and manufacturing method thereof
JP5403435B2 (en) * 2011-09-09 2014-01-29 大日本印刷株式会社 Semiconductor device and manufacturing method thereof, and substrate for semiconductor device and manufacturing method thereof
TW201351515A (en) * 2012-06-07 2013-12-16 Subtron Technology Co Ltd Package carrier and manufacturing method thereof
TW201405590A (en) * 2012-07-25 2014-02-01 Benq Materials Corp Anisotropic conductive film
US9165878B2 (en) * 2013-03-14 2015-10-20 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
JP5807815B2 (en) * 2013-11-01 2015-11-10 大日本印刷株式会社 Semiconductor device and manufacturing method thereof, and substrate for semiconductor device and manufacturing method thereof
JP5795415B1 (en) * 2014-08-29 2015-10-14 新光電気工業株式会社 Wiring board and manufacturing method thereof
US10515884B2 (en) 2015-02-17 2019-12-24 Advanced Semiconductor Engineering, Inc. Substrate having a conductive structure within photo-sensitive resin
US10002843B2 (en) 2015-03-24 2018-06-19 Advanced Semiconductor Engineering, Inc. Semiconductor substrate structure, semiconductor package and method of manufacturing the same
JP6380805B2 (en) * 2015-04-07 2018-08-29 大口マテリアル株式会社 Semiconductor element mounting substrate, semiconductor device and manufacturing method thereof
KR101944783B1 (en) 2017-01-16 2019-04-18 일진머티리얼즈 주식회사 Copper foil attached to the carrier foil
CN113474853B (en) * 2019-02-27 2023-04-04 住友电工印刷电路株式会社 Printed wiring board and method for manufacturing printed wiring board
JP7132298B2 (en) * 2020-09-18 2022-09-06 マクセル株式会社 Substrate for semiconductor device, method for manufacturing semiconductor device

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6339261B1 (en) * 1999-04-06 2002-01-15 Shinko Electric Industries Co., Ltd. Semiconductor device and process of producing same
US6346335B1 (en) * 2000-03-10 2002-02-12 Olin Corporation Copper foil composite including a release layer
US6495909B2 (en) * 2000-01-05 2002-12-17 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6514847B1 (en) * 1997-11-28 2003-02-04 Sony Corporation Method for making a semiconductor device
US6569543B2 (en) * 2001-02-15 2003-05-27 Olin Corporation Copper foil with low profile bond enahncement
US6635957B2 (en) * 1998-06-10 2003-10-21 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US6700188B2 (en) * 2000-02-29 2004-03-02 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package having concave die pad and/or connections pads
US20040169275A1 (en) * 2003-02-27 2004-09-02 Motorola, Inc. Area-array device assembly with pre-applied underfill layers on printed wiring board
US7064011B2 (en) * 2003-02-21 2006-06-20 Dai Nippon Printing Co., Ltd. Semiconductor device fabricating apparatus and semiconductor device fabricating method
US7115989B2 (en) * 2003-08-26 2006-10-03 Nitto Denko Corporation Adhesive sheet for producing a semiconductor device
US7132158B2 (en) * 2003-10-22 2006-11-07 Olin Corporation Support layer for thin copper foil

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2781020B2 (en) 1989-09-06 1998-07-30 モトローラ・インコーポレーテッド Semiconductor device and manufacturing method thereof
JP2840316B2 (en) 1989-09-06 1998-12-24 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
JP2624068B2 (en) * 1991-12-12 1997-06-25 日立化成工業株式会社 Manufacturing method of printed wiring board
EP0723387A1 (en) * 1995-01-19 1996-07-24 Digital Equipment Corporation Soldermask gasketing of printed wiring board surface mount pads
JPH09252014A (en) 1996-03-15 1997-09-22 Nissan Motor Co Ltd Manufacturing method of semiconductor element
US6001671A (en) * 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
US5822856A (en) * 1996-06-28 1998-10-20 International Business Machines Corporation Manufacturing circuit board assemblies having filled vias
KR19980020727A (en) * 1996-09-11 1998-06-25 김광호 Printed circuit board having solder resist layer, manufacturing method thereof and ball grid array package using the same
US7270867B1 (en) * 1998-06-10 2007-09-18 Asat Ltd. Leadless plastic chip carrier
US7271032B1 (en) * 1998-06-10 2007-09-18 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US6989294B1 (en) * 1998-06-10 2006-01-24 Asat, Ltd. Leadless plastic chip carrier with etch back pad singulation
US7226811B1 (en) * 1998-06-10 2007-06-05 Asat Ltd. Process for fabricating a leadless plastic chip carrier
US6933594B2 (en) * 1998-06-10 2005-08-23 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US6498099B1 (en) * 1998-06-10 2002-12-24 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US6872661B1 (en) * 1998-06-10 2005-03-29 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
JP3626075B2 (en) 2000-06-20 2005-03-02 九州日立マクセル株式会社 Manufacturing method of semiconductor device
JP2002158313A (en) * 2000-09-08 2002-05-31 Sumitomo Bakelite Co Ltd Semiconductor device and its manufacturing method
JP4002736B2 (en) * 2001-03-21 2007-11-07 株式会社巴川製紙所 Mask sheet for assembling semiconductor device and assembling method of semiconductor device
JP2003188338A (en) * 2001-12-13 2003-07-04 Sony Corp Circuit board and its manufacturing method
JP4627957B2 (en) * 2002-05-29 2011-02-09 日立化成工業株式会社 Manufacturing method of semiconductor device and stacked semiconductor device
JP2005005435A (en) * 2003-06-11 2005-01-06 Sony Corp Mounting substrate and its manufacturing method
US7144517B1 (en) * 2003-11-07 2006-12-05 Amkor Technology, Inc. Manufacturing method for leadframe and for semiconductor package using the leadframe
US7205178B2 (en) * 2004-03-24 2007-04-17 Freescale Semiconductor, Inc. Land grid array packaged device and method of forming same
JP5001542B2 (en) 2005-03-17 2012-08-15 日立電線株式会社 Electronic device substrate, method for manufacturing the same, and method for manufacturing the electronic device

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6514847B1 (en) * 1997-11-28 2003-02-04 Sony Corporation Method for making a semiconductor device
US6635957B2 (en) * 1998-06-10 2003-10-21 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US6339261B1 (en) * 1999-04-06 2002-01-15 Shinko Electric Industries Co., Ltd. Semiconductor device and process of producing same
US6495909B2 (en) * 2000-01-05 2002-12-17 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6700188B2 (en) * 2000-02-29 2004-03-02 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package having concave die pad and/or connections pads
US6346335B1 (en) * 2000-03-10 2002-02-12 Olin Corporation Copper foil composite including a release layer
US6689268B2 (en) * 2000-03-10 2004-02-10 Olin Corporation Copper foil composite including a release layer
US6569543B2 (en) * 2001-02-15 2003-05-27 Olin Corporation Copper foil with low profile bond enahncement
US7064011B2 (en) * 2003-02-21 2006-06-20 Dai Nippon Printing Co., Ltd. Semiconductor device fabricating apparatus and semiconductor device fabricating method
US20040169275A1 (en) * 2003-02-27 2004-09-02 Motorola, Inc. Area-array device assembly with pre-applied underfill layers on printed wiring board
US7115989B2 (en) * 2003-08-26 2006-10-03 Nitto Denko Corporation Adhesive sheet for producing a semiconductor device
US7132158B2 (en) * 2003-10-22 2006-11-07 Olin Corporation Support layer for thin copper foil

Cited By (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7932595B1 (en) 2002-11-08 2011-04-26 Amkor Technology, Inc. Electronic component package comprising fan-out traces
US9054117B1 (en) 2002-11-08 2015-06-09 Amkor Technology, Inc. Wafer level package and fabrication method
US8188584B1 (en) 2002-11-08 2012-05-29 Amkor Technology, Inc. Direct-write wafer level chip scale package
US10665567B1 (en) 2002-11-08 2020-05-26 Amkor Technology, Inc. Wafer level package and fabrication method
US9871015B1 (en) 2002-11-08 2018-01-16 Amkor Technology, Inc. Wafer level package and fabrication method
US9406645B1 (en) 2002-11-08 2016-08-02 Amkor Technology, Inc. Wafer level package and fabrication method
US8501543B1 (en) 2002-11-08 2013-08-06 Amkor Technology, Inc. Direct-write wafer level chip scale package
US8298866B1 (en) 2002-11-08 2012-10-30 Amkor Technology, Inc. Wafer level package and fabrication method
US8952522B1 (en) 2002-11-08 2015-02-10 Amkor Technology, Inc. Wafer level package and fabrication method
US8710649B1 (en) 2002-11-08 2014-04-29 Amkor Technology, Inc. Wafer level package and fabrication method
US8486764B1 (en) 2002-11-08 2013-07-16 Amkor Technology, Inc. Wafer level package and fabrication method
US8119455B1 (en) 2002-11-08 2012-02-21 Amkor Technology, Inc. Wafer level package fabrication method
US8691632B1 (en) 2002-11-08 2014-04-08 Amkor Technology, Inc. Wafer level package and fabrication method
US7977163B1 (en) 2005-12-08 2011-07-12 Amkor Technology, Inc. Embedded electronic component package fabrication method
US20070245551A1 (en) * 2006-04-18 2007-10-25 Tso-Hung Yeh Method Of Manufacturing Coreless Substrate
US7902660B1 (en) * 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US20080251494A1 (en) * 2007-04-13 2008-10-16 Samsung Electro-Mechanics Co., Ltd. Method for manufacturing circuit board
US20080296782A1 (en) * 2007-06-04 2008-12-04 Infineon Technologies Ag Semiconductor device
US20110189821A1 (en) * 2007-06-04 2011-08-04 Infineon Technologies Ag Semiconductor device
US7868465B2 (en) * 2007-06-04 2011-01-11 Infineon Technologies Ag Semiconductor device with a metallic carrier and two semiconductor chips applied to the carrier
US8642408B2 (en) 2007-06-04 2014-02-04 Infineon Technologies Ag Semiconductor device
US9185835B2 (en) 2008-06-08 2015-11-10 Apple Inc. Techniques for marking product housings
US8900473B2 (en) 2008-08-06 2014-12-02 Hitachi Chemical Company, Ltd. Polishing solution for CMP, and method for polishing substrate using the polishing solution for CMP
US20110177690A1 (en) * 2008-08-06 2011-07-21 Hitachi Ltd. Polishing solution for cmp, and method for polishing substrate using the polishing solution for cmp
US20100149758A1 (en) * 2008-12-12 2010-06-17 Kun Yuan Technology Co., Ltd. Package module for a memory IC chip
US8014163B2 (en) * 2008-12-12 2011-09-06 Kun Yuan Technology Co., Ltd. Package module for a memory IC chip
US20100218983A1 (en) * 2009-02-27 2010-09-02 Ibiden Co., Ltd. Method for manufacturing printed wiring board and printed wiring board
US8592691B2 (en) * 2009-02-27 2013-11-26 Ibiden Co., Ltd. Printed wiring board
US8786084B2 (en) 2009-03-31 2014-07-22 Stmicroelectronics (Grenoble 2) Sas Semiconductor package and method of forming
US20100244249A1 (en) * 2009-03-31 2010-09-30 Stmicroelectronics (Grenoble) Sas Semiconductor package
WO2010112983A1 (en) * 2009-03-31 2010-10-07 Stmicroelectronics (Grenoble 2) Sas Wire-bonded semiconductor package with a coated wire
US9173336B2 (en) 2009-05-19 2015-10-27 Apple Inc. Techniques for marking product housings
US10796921B2 (en) 2009-07-16 2020-10-06 Hitachi Chemical Company, Ltd. CMP fluid and method for polishing palladium
US10773494B2 (en) 2009-08-25 2020-09-15 Apple Inc. Techniques for marking a substrate using a physical vapor deposition material
US9849650B2 (en) 2009-08-25 2017-12-26 Apple Inc. Techniques for marking a substrate using a physical vapor deposition material
US8436699B2 (en) 2009-09-10 2013-05-07 Sony Corporation Semiconductor device and communication apparatus
US20110057748A1 (en) * 2009-09-10 2011-03-10 Sony Corporation Semiconductor device and communication apparatus
US20120175161A1 (en) * 2009-09-16 2012-07-12 Murata Manufacturing Co., Ltd. Module incorporating electronic component
US8675367B2 (en) * 2009-09-16 2014-03-18 Murata Manufacturing Co., Ltd. Module incorporating electronic component
US10071583B2 (en) 2009-10-16 2018-09-11 Apple Inc. Marking of product housings
US9962788B2 (en) 2009-10-16 2018-05-08 Apple Inc. Sub-surface marking of product housings
US9845546B2 (en) 2009-10-16 2017-12-19 Apple Inc. Sub-surface marking of product housings
US8703546B2 (en) * 2010-05-20 2014-04-22 Taiwan Semiconductor Manufacturing Company, Ltd. Activation treatments in plating processes
US20140170815A1 (en) * 2010-09-10 2014-06-19 Samsung Electro-Mechanics Co., Ltd. Embedded ball grid array substrate and manufacturing method thereof
US9331041B2 (en) 2011-02-08 2016-05-03 Rohm Co., Ltd. Semiconductor device and semiconductor device manufacturing method
US10220602B2 (en) 2011-03-29 2019-03-05 Apple Inc. Marking of fabric carrying case for a portable electronic device
US9280183B2 (en) * 2011-04-01 2016-03-08 Apple Inc. Advanced techniques for bonding metal to plastic
US20120250250A1 (en) * 2011-04-01 2012-10-04 Masashige Tatebe Advanced techniques for bonding metal to plastic
US11597226B2 (en) 2012-07-09 2023-03-07 Apple Inc. Process for creating sub-surface marking on plastic parts
US10071584B2 (en) 2012-07-09 2018-09-11 Apple Inc. Process for creating sub-surface marking on plastic parts
US20150237738A1 (en) * 2012-09-20 2015-08-20 Jumatech Gmbh Method for producing a circuit board element, and circuit board element
US9137890B2 (en) * 2013-02-12 2015-09-15 Shinko Electric Industries Co., Ltd. Wiring board and light emitting device
US20140226346A1 (en) * 2013-02-12 2014-08-14 Shinko Electric Industries Co., Ltd. Wiring board and light emitting device
US9314871B2 (en) 2013-06-18 2016-04-19 Apple Inc. Method for laser engraved reflective surface structures
US9434197B2 (en) 2013-06-18 2016-09-06 Apple Inc. Laser engraved reflective surface structures
US9648742B2 (en) * 2014-01-13 2017-05-09 Auto-Kabel Management Gmbh Printed circuit board, circuit and method for producing a circuit
KR101908098B1 (en) * 2014-01-13 2018-10-16 아우토-카벨 매니지먼트 게엠베하 Printed circuit board, circuit, and method for the production of a circuit
US20160324002A1 (en) * 2014-01-13 2016-11-03 Auto-Kabel Management Gmbh Printed circuit board, circuit and method for producing a circuit
KR20160099642A (en) * 2014-01-13 2016-08-22 아우토-카벨 매니지먼트 게엠베하 Printed circuit board, circuit, and method for the production of a circuit
US10141272B2 (en) 2014-03-31 2018-11-27 Shin-Etsu Chemical Co., Ltd. Semiconductor apparatus, stacked semiconductor apparatus and encapsulated stacked-semiconductor apparatus each having photo-curable resin layer
US10319653B2 (en) 2014-03-31 2019-06-11 Shin-Etsu Chemical Co., Ltd. Semiconductor apparatus, stacked semiconductor apparatus, encapsulated stacked-semiconductor apparatus, and method for manufacturing the same
US10440845B2 (en) * 2014-07-18 2019-10-08 Zf Friedrichshafen Ag Electronic transmission controller, and method for producing same
CN107146774A (en) * 2017-04-19 2017-09-08 深圳市环基实业有限公司 A kind of IC package support plate and its packaging technology
CN110832957A (en) * 2017-06-28 2020-02-21 罗伯特·博世有限公司 Electronic module and method for producing an electronic module
US11938554B2 (en) 2018-10-25 2024-03-26 International Business Machines Corporation Electroplating of niobium titanium
US11735802B2 (en) * 2020-04-27 2023-08-22 International Business Machines Corporation Electroplated metal layer on a niobium-titanium substrate

Also Published As

Publication number Publication date
JP5001542B2 (en) 2012-08-15
US20080201943A1 (en) 2008-08-28
US8101864B2 (en) 2012-01-24
US20090211796A1 (en) 2009-08-27
US8230591B2 (en) 2012-07-31
KR100800251B1 (en) 2008-02-01
FR2883415A1 (en) 2006-09-22
ITMI20060484A1 (en) 2006-09-18
DE102006012322A1 (en) 2006-10-05
KR20060101348A (en) 2006-09-22
TWI279893B (en) 2007-04-21
JP2006295114A (en) 2006-10-26
TW200635000A (en) 2006-10-01

Similar Documents

Publication Publication Date Title
US8230591B2 (en) Method for fabricating an electronic device substrate
JP5113346B2 (en) Electronic device substrate and manufacturing method thereof, and electronic device and manufacturing method thereof
KR100475619B1 (en) Wiring board, semiconductor device, and method of manufacturing wiring board
JP4431123B2 (en) Electronic device substrate and manufacturing method thereof, and electronic device and manufacturing method thereof
US6291271B1 (en) Method of making semiconductor chip package
KR100834657B1 (en) Electronic device substrate and its fabrication method, and electronic device and its fabrication method
US8183469B2 (en) Wiring board and method of manufacturing the same
US20060118940A1 (en) Semiconductor device and method of fabricating the same
US8373281B2 (en) Semiconductor module and portable apparatus provided with semiconductor module
TW200950006A (en) Circuit board process
JP3003624B2 (en) Semiconductor device
US20090051036A1 (en) Semiconductor Package Having Buss-Less Substrate
CN100481403C (en) Electronic device substrate and fabrication method thereof, and electronic device fabricating method
TW200826206A (en) Semiconductor fabrication method and structure thereof
TWI351749B (en) Packaging substrate and method for menufacturing t
JPH11163024A (en) Semiconductor device and lead frame for assembling the same, and manufacture of the device
JP2004207381A (en) Wiring board and its manufacturing method, and semiconductor device
JPH06177315A (en) Multi-layered lead frame
JP2011054670A (en) Semiconductor module, method of manufacturing the same, and portable device
JP5429890B2 (en) WIRING ELECTRONIC COMPONENT AND ITS MANUFACTURING METHOD, AND ELECTRONIC DEVICE PACKAGE USING THE WIRING ELECTRONIC COMPONENT AND ITS MANUFACTURING METHOD
JP2009238900A (en) Structure of bump electrode, element mounting board and method of manufacturing the same, semiconductor module, and portable equipment

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHINDA, AKIRA;MIYAMOTO, NOBUAKI;HIRASAWA, KOKI;AND OTHERS;REEL/FRAME:017969/0665

Effective date: 20060424

Owner name: HITACHI CABLE, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHINDA, AKIRA;MIYAMOTO, NOBUAKI;HIRASAWA, KOKI;AND OTHERS;REEL/FRAME:017969/0665

Effective date: 20060424

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION