US20060223230A1 - Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same - Google Patents
Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same Download PDFInfo
- Publication number
- US20060223230A1 US20060223230A1 US11/424,797 US42479706A US2006223230A1 US 20060223230 A1 US20060223230 A1 US 20060223230A1 US 42479706 A US42479706 A US 42479706A US 2006223230 A1 US2006223230 A1 US 2006223230A1
- Authority
- US
- United States
- Prior art keywords
- layer
- contact pads
- substrate
- package substrate
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/113—Via provided in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09563—Metal filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0574—Stacked resist layers used for different processes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
Definitions
- the present invention relates to semiconductor package substrates having contact pad protective layers formed thereon and methods for fabricating the same, and more particularly, to a semiconductor package substrate having a contact pad protective layer formed thereon and a method for fabricating the same, such that a metal protective layer is formed on the contact pad of the substrate while the substrate circuit and conductive vias are fabricated.
- PCB Printed Circuit Board
- IC Integrated Circuit
- a conventional etching method incurring with lower cost and less etching time is usually adopted when the dimension of conductive trace is above 40 ⁇ m.
- a metal layer 11 is formed on an insulating layer 10 , followed by coating a resist layer 12 on the metal layer 11 .
- a strong acid or alkaline etchant 13 has diffused to react with surface molecules of the metal layer 11 to complete the removal by etching.
- such subtractive etching method is also beneficial in terms of higher thickness uniformity for conductive layer after etching.
- the etching is achieved through a chemical reaction between the etchant 13 and the specific materials, it has a better etching selectivity than other methods. So, other materials not to be etched are not removed. Since the wet etching method is an isotropic etching, an undercut 14 results as shown in FIG. 1B to affect the process precision when a downward etching is performed. Such wet etching method is limited in precision of mass transport, making the conductive trace to be etched harder to be developed into smaller dimension.
- the dry etching method For the dry etching method that is commonly adopted in the semiconductor process, an anisotropic etching characteristics thereof may lead to a finer etching precision and smaller line width for the conductive trace, regardless of sputtering etching or plasma etching.
- such dry etching method with a low etching rate (a few nanometers for each minute) is only suitable for the thinner semiconductor chip, but not for the thicker package substrate (5 to 30 ⁇ m) as more time and cost are spent to perform dry etching in this case.
- the dry etching method is a physical etching method that bombards the etching surface with ions and has poor etching selectivity. So, if the dry etching method is adopted in the entire process for fabricating the package substrate, the conductive layer may have been polluted.
- an additive etching method is currently adopted for fabricating finer circuits in the industry to fulfill requirement for circuit board of higher density.
- this method is achieved by forming a seed layer with electroless copper on the insulating circuit board, followed by forming a circuit layer directly above the insulating layer to prevent problems encountered during etching.
- the method is sub-divided into a fully additive process and a semi-additive process.
- FIGS. 2A through to 2 F A typical semi-additive process for fabricating a finer circuit is illustrated in FIGS. 2A through to 2 F.
- a core circuit board 20 has a plurality of patterned circuit layers 21 , an insulating layer 22 located between two circuit layers 21 , and a plated through hole (PTH) 23 for interconnecting the circuit layers 21 .
- PTH plated through hole
- two organic insulating layers 24 are further mounted by vacuum compression on surfaces of the core circuit board 20 .
- the organic insulating layers 24 are patterned to form a plurality of openings 240 for exposing parts of the circuit layer 21 .
- An electroless copper film 25 is formed on each of the organic insulating layers 24 and covers the openings 240 .
- a patterned resist layer 26 is formed on the electroless copper film 25 such that a plurality of openings 260 are formed in the patterned resist layer 26 to expose parts of the electroless copper film 25 .
- a trace layer 27 is formed in the opening by electroplating, wherein the electroplated metal layer is generally a conductive trace made of copper.
- a four layers stacked substrate 200 is formed after the resist layer 26 and parts of the electroless copper film 25 covered by the resist layer 26 are removed.
- a plurality of conductive traces made of copper are formed on a surface of the semiconductor package substrate, with parts of the surface form contact pads for transmitting electrical signals or power.
- a metal layer, such as nickel (Ni)/gold (Au) layer is commonly formed on exposed surface of the contact pads to provide the contact pads with such as Au wires, bumps or solder balls for an effective electrical coupling to conductive devices such as chips or circuit boards.
- the contact pads are prevented from being oxidized by the external environment.
- the contact pads may be the bump pads or presolder pads for coupling electrically the flip chip package substrate to the chip.
- the contact pads may also be fingers for coupling electrically the wire-bonded package substrate to the chip or ball pads for coupling electrically the package substrate to the circuit board.
- a Ni/Au metal layer is formed on exposed surface of the contact pads to protect the contact pads (usually copper (Cu)) from being oxidized by external environment, so as to improve connection for the bumps, presolders, or solder balls mounted on the contact pads.
- a process for forming a solder masking agent i.e. green paint
- a solder masking agent i.e. green paint
- openings are formed in the solder mask to expose the surfaces of the contact pads for forming the Ni/Cu metal layer.
- FIGS. 2G through to 2 H illustrate a conventional electroless method for forming the metal barrier layer on contact pads of the substrate, i.e. formation of nickel (Ni)/gold (Au) metal layer by a chemical deposition process.
- a substrate 200 which is formed with a patterned circuit layer 27 in the front-end process, is printed or coated with a solder mask, such as a green paint.
- the circuit layer 27 comprises a plurality of contact pads 270 that are exposed by openings 280 formed in the solder mask 28 , in order to correctly deposit the Ni/Au metal layer on the contact pads.
- the substrate 200 is subjected to an Electroless Nickel/Immersion Gold (EN/IG) process, where a Ni/Au metal layer 29 is deposited via the openings 280 on surfaces of the contact pads 270 exposed by the openings 280 .
- EN/IG Electroless Nickel/Immersion Gold
- the electroless copper film for interconnecting the electroplated patterned traces in the SAP is removed after the trace patterning, the Ni/Au metal layer is subsequently formed in an electroless method.
- the typical liquid adopted in the conventional chemical deposition method usually results a corrosive attack to the solder mask formed on the package substrate, causing peeling of the solder mask and poor reliability as a result of pollution for the Ni/Au metal layer on the contact pads.
- the semiconductor package substrate that serves as a chip carrier is formed with contact pads in high density, so that the chip carried on the substrate forms an excellent and complete connection with the substrate, and the highly integrated chip operates smoothly to develop its functions and properties.
- the IC package substrate formed with the conductive traces is limited in terms of its fabrication process, limitations in the transmission chip signal and functions to improve bandwidth and control resistance thereof deters development in a high input/output (I/O) package.
- the package size is also constantly reduced until it almost reaches the same size of the chip (about 1.2 times the size of the chip). Therefore, development in the package substrate with fine circuit, high density, and small apertures is in no doubt an important research topic for IC industry and other related electronic industries to advance to the technology of next generation since the substrate process occupies 20% to 50% of the package cost.
- the conductive trace is developed to achieve a higher precision, dimensions of the contact pad as well as a pitch between two neighboring contact pads need to be further reduced.
- the openings that form in the solder mask become too small to expose the contact pads, causing poor fluid convection in the chemical Ni/Au deposition process, and further leading to poor mass transfer for the Ni particles without full Ni plating.
- the Ni metal layer is not successfully plated by immersing in deposited Au, resulting either a skip in electroplating or a surface of the contact pad which is too rough to form a dense Ni/Au metal layer.
- the primary objective of the present invention is to provide a semiconductor package substrate having a contact pad protective layer formed thereon and method for fabricating the same, whereby a metal barrier layer is formed on the contact pad by electroplating.
- Another objective of the present invention is to provide a semiconductor package substrate having a contact pad protective layer formed thereon and method for fabricating the same, whereby a metal barrier layer is formed on the contact pad by integrating a semi-additive process (SAP) that forms the circuit structure and an electroplating method.
- SAP semi-additive process
- a further objective of the present invention is to provide a semiconductor package substrate having a contact pad protective layer formed thereon and method for fabricating the same, so that a corrosive attack of the solder mask from the liquid in the conventional chemical Ni/Au deposition process is prevented, and poor reliability as a result of solder mask peeling and pollution for the Ni/Au metal layer on the contact pads is eliminated.
- Yet another objective of the present invention is to provide a semiconductor package substrate having a contact pad protective layer formed thereon and method for fabricating the same, so as to prevent poor mass transfer for the Ni particles without full Ni plating due to the poor fluid convection in the chemical Ni/Au deposition process.
- the semiconductor package substrate and method for fabricating the same improves from the prior art where the Ni metal layer is not successfully plated by immersing in deposited Au, resulting either a skip in electroplating or a surface of the contact pad which is too rough to form a dense Ni/Au metal layer.
- the present invention proposes a method for fabricating a semiconductor package substrate having a contact pad protective layer formed thereon.
- the fabrication method begins by providing an insulating layer with a plurality of blind vias to expose inner traces underneath the insulating layer.
- a conductive film is formed on the insulating layer to cover the blind vias.
- a first resist layer is formed on the conductive film, such that a plurality of openings are formed in the first resist layer to expose parts of the conductive film.
- a first electroplating process is performed to form a patterned trace layer in the openings and a conductive vias in the blind vias.
- the patterned trace layer includes a plurality of contact pads, and at least one of the contact pads is connected to the conductive vias.
- a second resist layer is formed to cover parts of the patterned trace layer outside the contact pads, so that the contact pads are exposed by the second resist layer.
- a second electroplating process is performed to form a metal barrier layer on the contact pads. The second resist layer, the first resist layer, and parts of the conductive film covered by the first resist layer are removed.
- the present invention proposes another method for fabricating a semiconductor package substrate having a contact pad protective layer formed thereon.
- the method begins by providing an insulating layer with a plurality of blind vias to expose inner traces underneath the insulating layer.
- a conductive film is formed on the insulating layer to cover the blind vias.
- a resist layer is formed on the conductive film, such that a plurality of openings are formed in the resist layer to expose parts of the conductive film.
- a first electroplating process is performed to form a plurality of contact pads in the openings and a conductive vias in the blind vias, such that one of the contact pads is connected to the conductive vias.
- a second electroplating process is performed to form a metal barrier layer on the contact pads.
- the resist layer, and parts of the conductive film covered by the resist layer are removed.
- the openings in the resist layer correspond to locations of the blind vias in the insulating layer.
- the present invention proposes a semiconductor package substrate having a contact pad protective layer formed thereon.
- the substrate comprises at least an insulating layer with a plurality of blind vias to expose inner traces underneath the insulating layer, at least a patterned circuit layer which is formed by electroplating via a conductive layer on the insulating layer, and at least a metal barrier layer completely covers an upper surface of the contact pads.
- the patterned circuit layer further comprises a plurality of contact pads, and one of the contact pads connected to the conductive vias.
- the conductive film required for electroplating and the second resist layer are used to perform pattern transfer when the patterned circuit layer and blind vias are fabricated by the SAP. So, areas to be electroplated with a metal layer (such as a Ni/Au metal layer) are defined.
- the contact pad area may be formed only on the substrate, such that a Ni/Au metal layer having a size identical to the contact pad is formed on an upper surface of the contact pads using a Ni/Au electroplating process in order to prevent a variety of process problems caused by conventional chemical Ni/Au deposition process.
- the second resist layer is additionally formed to cover other conductive trace areas outside the contact pads.
- the contact pads may be formed only on the substrate.
- an electroplating process is performed to form a metal barrier layer on the contact pads, while the conductive trace, the conductive vias, the contact pads as well as the metal barrier layer thereon are formed in the substrate.
- the present invention also prevents poor fluid convection that leads to incomplete plating according to a fine circuit design. Accordingly, the present invention further resolves the problem where the Ni metal layer is not successfully plated by immersing in deposited Au, resulting either a skip in electroplating or a surface of the contact pad which is too rough to form a dense Ni/Au metal layer.
- FIGS. 1A and 1B illustrate a substrate fabricated according to a conventional wet etching process in the prior art
- FIGS. 2A through to 2 F illustrate the substrate fabricated according to a conventional semi-additive process in the prior art
- FIGS. 2G through to 2 H illustrate a conventional electroless method for forming the metal barrier layer on contact pads of the substrate
- FIGS. 3A through to 3 I are cross-sectional views illustrating a method for fabricating the semiconductor package substrate having the a contact pad protective layer formed thereon according to the first embodiment of the invention
- FIG. 4 is a schematic, cross-sectional view illustrating a fabrication method for a semiconductor package substrate having a contact pad protective layer formed thereon according to the second embodiment of the invention
- FIG. 5 is a schematic, cross-sectional view illustrating a Cavity Down Ball Grid Arrays (CDBGA) package fabricated by adopting the semiconductor package substrate having a contact pad protective layer formed thereon according to the present invention;
- CDBGA Cavity Down Ball Grid Arrays
- FIG. 6 is a schematic, cross-sectional view illustrating a wire-bonded package fabricated by adopting the semiconductor package substrate having a contact pad protective layer formed thereon according to the present invention.
- FIG. 7 is schematic, cross-sectional view illustrating a flip-chip package fabricated by adopting the semiconductor package substrate having a contact pad protective layer formed thereon according to the present invention.
- FIGS. 3A through to 3 I are cross-sectional views illustrating a method for fabricating the semiconductor package substrate having the protective pads formed thereon according to the first embodiment of the invention
- an insulating layer 30 is provided with a plurality of insulating vias 301 formed therein, so as to expose an inner trace 30 a underneath the insulating layer 30 .
- a conductive film 31 is formed on the insulating layer 30 to cover the insulating vias 301 .
- the insulating layer may be made of materials, such as Epoxy resin, Polyimide, Cyanate ester, Glass fiber, Ajinomoto Built-up Film (ABF), Bismaleimide Triazine (BT) and a mixture of Epoxy resin and Glass fiber (FR5).
- the conductive film 31 provides a current conductive path for subsequent electroplating of 25 metal layers (including the patterned trace layer and the barrier layer above the contact pads), and the conductive layer 31 may be made of metal, alloy, and a stack of several metal layers selected from a group consisting of copper (Cu), tin (Sn), nickel (Ni), chromium (Cr), titanium (Ti), and Cu/Cr alloy.
- the method for forming the conductive film 31 includes physical vapor deposition (PVD), chemical vapor deposition (CVD), non-electroplating or chemical deposition methods, such as sputtering, evaporation, arc vapor deposition (AVP), ion beam sputtering (IBS), laser ablation deposition (LAD), plasma enhanced CVD (PECVD) or plasma enhanced non-electroplating method.
- PVD physical vapor deposition
- CVD chemical vapor deposition
- non-electroplating or chemical deposition methods such as sputtering, evaporation, arc vapor deposition (AVP), ion beam sputtering (IBS), laser ablation deposition (LAD), plasma enhanced CVD (PECVD) or plasma enhanced non-electroplating method.
- the conductive film 31 is preferably made from non-electroplated copper particles.
- the insulting layer 30 may be formed on the substrate with multiple trace layers (not shown). The required front end
- a first resist layer 32 is formed by printing, spin-coating, or adhesion to cover the conductive film 31 .
- the first resist layer 32 may be a dry photoresist film or a photoresist in liquid form.
- a plurality of openings 320 are formed in the first resist layer 32 by patterning processes, such as exposure and development to expose parts of the conductive film 31 for forming the patterned trace layer.
- the electroplating process is conducted to form the patterned trace layer 33 and the conductive via 302 in the opening 320 and insulating vias 301 , respectively.
- the patterned trace layer 33 has a plurality of contact pads 330 formed in the conductive vias 302 to establish connection with the inner trace 30 a .
- the conductive vias 302 may be formed directly below the contact pad 330 .
- the contact pad 330 may also be connected to the inner trace 30 a via lead traces of the patterned trace layer 33 .
- a second resist layer 34 is formed to cover the patterned trace layer 33 outside the contact pad 330 , wherein the second resist layer 34 may be a dry photoresist film or a photoresist in liquid form. And a plurality of openings 320 are formed in the second resist layer 34 by patterning processes, such as exposure and development to expose the contact pads.
- the second resist layer 34 is made of the same material as that of the first resist layer 32 .
- a metal barrier layer 35 is formed via a current conduction path by the electroplating process on the contact pads, so as to thoroughly cover upper surface of the contact pads 330 .
- the current conduction path in this case, includes the conductive film 31 , the conductive vias 302 , and the contact pads 330 .
- the metal barrier layer 35 may be made of gold (Au), nickel (Ni), palladium (Pd), silver (Ag), tin (Sn), Ni/Pd alloy, Cr/Ti alloy, Ni/Au alloy, Pd/Au alloy, or Ni/Pd/Au alloy.
- the metal barrier layer 35 includes an electroplated Ni/Au metal layer which is formed by electroplating a Ni layer 351 , followed by a Au layer 352 (shown in FIG. 3F ), such that the Ni/Au metal can be electroplated on the entire upper surface of each of the contact pads 330 .
- the upper surface of the contact pads 330 is entirely covered with a metal barrier layer 35 .
- the metal barrier layer may also be made of Ni, Au, or one of other metals alone as a simple substitution for making the metal barrier layer 35 .
- the exposed surface of the contact pads 330 may be directly electroplated with Au. Therefore, the scope of the invention is not limited to the number of metals as embodied in the electroplating process described above.
- the second resist layer 34 and the first resist layer 32 are removed to form the metal barrier layer 35 covering the entire upper surface of the contact pads 35 .
- parts of the conductive film 31 covered by the first resist layer 32 are further removed by etching.
- a solder mask 36 such as green paint is coated on the package substrate to protect the package substrate from contamination as a result of external environmental pollution.
- a plurality of openings 360 may be formed in the solder mask 36 to expose the contact pads 330 after formation of the metal barrier layer 35 .
- FIG. 4 illustrates another embodiment of the present invention, in which a plurality of contact pads 330 are directly formed on the substrate, while the conductive vias 302 and no other conductive traces are formed in the insulating layer 30 . So, the contact pads 330 can connect via the conductive vias 302 formed in the insulating layer 30 to the inner trace 30 a .
- the electroplating process can be carried out directly without covering the substrate with the second resist layer to form a metal barrier layer on the exposed surface of the contact pads since the substrate is only formed with the contact pads.
- traces and conductive vias of the additive layers are formed by semi-additive process (SAP) in the present invention.
- SAP semi-additive process
- the substrate is only formed with contact pad areas
- FIG. 5 illustrates a Cavity Down Ball Grid Arrays (CDBGA) package fabricated according to the semiconductor package substrate of the present invention, which package has an opening formed in the substrate, and the chip is placed up side down and connected via the opening to the substrate.
- CDBGA Cavity Down Ball Grid Arrays
- the CDBGA package has at least one opening 41 formed in the substrate to penetrate upper and lower surfaces thereof.
- One end of the opening 41 is closed by mounting a piece of heat sink 42 on the upper surface of the substrate 40 , so that a semiconductor chip 43 can accommodate in the opening 41 with its inactive surface fixed on the heat sink using a heat conductive soldering agent.
- the semiconductor chip 43 With a plurality of solder wires 44 that projects out the opening 41 , the semiconductor chip 43 is connected to the contact pad 401 on the lower surface of the substrate 40 .
- a metal barrier layer 45 (such as Ni/Au metal layer) is formed on the surface of the contact pads 401 , so that the solder wire (such as gold wire) can be soldered and connected to contact pads 401 effectively.
- the semiconductor chip 43 and the solder wire 44 are covered with a package encapsulant 46 before growing a plurality of solder balls 47 on contact pads 402 of the substrate 40 .
- a metal barrier layer 45 is also formed to cover surface of the contact pads 402 , so that the solder balls 47 can be soldered and connected to the contact pads 402 effectively in order to fabricate the semiconductor package integrated with the heat sink.
- FIG. 6 and FIG. 7 are cross-sectional views illustrating respectively a wire-bonded package and a flip-chip package fabricated according to the semiconductor package substrate having protective pads formed thereon embodied in the present invention.
- the semiconductor package substrate of the present invention is also applicable to fabrication of a wire-bonded package 50 where a wire-bonded substrate 51 is provided with at least one chip 52 mounted on the substrate 51 . Then, with a plurality of solder wires, the chip 52 is connected to the contact pads 54 of the substrate 51 .
- a metal barrier layer 55 such as Ni/Au metal layer is formed to cover the upper surface of the contact pads connected with the solder wire 53 , so that the solder wire (usually the gold wire) is soldered to the contact pads 54 effectively.
- a flip-chip package 60 can also be fabricated by applying the semiconductor package substrate of the present invention.
- a flip-chip substrate 61 is formed with at least one chip 62 mounted thereon.
- the chip 62 is connected to the contact pads 64 on the substrate 61 by a flip-chip method.
- a metal barrier layer 65 such as Ni/Au metal layer is formed to cover the upper surface of the contact pads 64 connected with the metal bumps 63 , so as to prevent contact pads from corrosion as a result of external environment.
- the metal bumps 63 are soldered to the contact pads 64 effectively.
- the semiconductor package substrate having the protective pads formed thereon is applicable to fabrication of both the wire-bonded package substrate and the flip-chip package substrate.
- the contact pads described above may include wire-bonding pads, bump-soldering pads, pre-soldered pads, and solder ball pads. Although only a few of the contact pads are illustrated in the diagrams discussed above, the actual patterned trace layout and number of contact pads to be designed and formed on the substrate depends on the actual process needs. And the process may be implemented on either one or both sides of the substrate.
- the semiconductor package substrate having the protective pads formed thereon and method of fabricating the same multiple layers of thin trace structures are formed on the substrate and conductive vias are formed in the insulating layer.
- a metal barrier layer having a similar dimension as the contact pad is formed by electroplating on the contact pads of the patterned trace structures to increase contact areas between the contact pads and the metal barrier layer, so as to provide effective electrical coupling of the contact pads with other conductive devices (such as metal bumps, solder balls, and solder wires). Therefore, contact pads are prevented from being oxidized by the external environment, and problems associated with conventional chemical deposition process are resolved, thereby reliability of the package structure is effectively improved.
- the metal barrier layer can be formed conventionally by electroplating on the contact pads
- the conventional electroplating method requires further forming electroplated traces on the surface of the package substrate, so as to establish the connections to the contact pads via the electroplated traces.
- the effective wiring area for the package substrate may be significantly reduced due to layout of these electroplated traces, and problems such as signal interference may be derived as a result of the electroplated trace layout.
Abstract
A semiconductor package substrate and a method for fabricating the same are proposed. An insulating layer has a plurality of blind vias to expose inner traces underneath the insulating layer. A conductive film is formed on the insulating layer and over the bind vias. A first resist is formed on the conductive film, having openings to expose parts of the conductive film. A patterned trace layer including a plurality of contact pads is formed in the openings and the blind vias to form conductive vias, with at least one contact pad electrically connected to one conductive via. A second resist is formed on the patterned trace layer without covering the contact pads. A metal barrier layer is formed on the contact pads. Finally, the first and second resists and parts of the conductive film covered the first resist are removed.
Description
- 1. Field of the Invention
- The present invention relates to semiconductor package substrates having contact pad protective layers formed thereon and methods for fabricating the same, and more particularly, to a semiconductor package substrate having a contact pad protective layer formed thereon and a method for fabricating the same, such that a metal protective layer is formed on the contact pad of the substrate while the substrate circuit and conductive vias are fabricated.
- 2. Description of the Related Art
- In the trend to develop an electrical device that is compact, multi-functional, and operated at high speed and high frequency, technology in Printed Circuit Board (PCB) and Integrated Circuit (IC) package substrate has been directed to develop the electrical device with thinner circuit and smaller apertures. The circuit dimensions including line width, trace space, and aspect ratio have been reduced from 100 μm and above in the conventional process to 30 μm in current fabrication process for PCB or IC package substrate. And research for developing the device with smaller circuit precision is now underway.
- Typically, a conventional etching method incurring with lower cost and less etching time is usually adopted when the dimension of conductive trace is above 40 μm. Referring to
FIGS. 1A and 1B , ametal layer 11 is formed on aninsulating layer 10, followed by coating aresist layer 12 on themetal layer 11. Next, in a wet etching method, a strong acid oralkaline etchant 13 has diffused to react with surface molecules of themetal layer 11 to complete the removal by etching. Besides having a higher etching rate and lower cost, such subtractive etching method is also beneficial in terms of higher thickness uniformity for conductive layer after etching. As the etching is achieved through a chemical reaction between the etchant 13 and the specific materials, it has a better etching selectivity than other methods. So, other materials not to be etched are not removed. Since the wet etching method is an isotropic etching, an undercut 14 results as shown inFIG. 1B to affect the process precision when a downward etching is performed. Such wet etching method is limited in precision of mass transport, making the conductive trace to be etched harder to be developed into smaller dimension. - For the dry etching method that is commonly adopted in the semiconductor process, an anisotropic etching characteristics thereof may lead to a finer etching precision and smaller line width for the conductive trace, regardless of sputtering etching or plasma etching. However, such dry etching method with a low etching rate (a few nanometers for each minute) is only suitable for the thinner semiconductor chip, but not for the thicker package substrate (5 to 30 μm) as more time and cost are spent to perform dry etching in this case. Meanwhile, the dry etching method is a physical etching method that bombards the etching surface with ions and has poor etching selectivity. So, if the dry etching method is adopted in the entire process for fabricating the package substrate, the conductive layer may have been polluted.
- Instead of the conventional subtractive etching method, an additive etching method is currently adopted for fabricating finer circuits in the industry to fulfill requirement for circuit board of higher density. Conventionally, this method is achieved by forming a seed layer with electroless copper on the insulating circuit board, followed by forming a circuit layer directly above the insulating layer to prevent problems encountered during etching. The method is sub-divided into a fully additive process and a semi-additive process.
- A typical semi-additive process for fabricating a finer circuit is illustrated in
FIGS. 2A through to 2F. - Referring to
FIG. 2A , acore circuit board 20 has a plurality of patternedcircuit layers 21, aninsulating layer 22 located between twocircuit layers 21, and a plated through hole (PTH) 23 for interconnecting thecircuit layers 21. - As shown in
FIG. 2B , twoorganic insulating layers 24 are further mounted by vacuum compression on surfaces of thecore circuit board 20. - Referring to
FIG. 2C , the organicinsulating layers 24 are patterned to form a plurality ofopenings 240 for exposing parts of thecircuit layer 21. Anelectroless copper film 25 is formed on each of the organicinsulating layers 24 and covers theopenings 240. - Referring to
FIG. 2D , a patternedresist layer 26 is formed on theelectroless copper film 25 such that a plurality ofopenings 260 are formed in the patternedresist layer 26 to expose parts of theelectroless copper film 25. - Referring to
FIG. 2E , atrace layer 27 is formed in the opening by electroplating, wherein the electroplated metal layer is generally a conductive trace made of copper. - Referring to
FIG. 2F , a four layers stackedsubstrate 200 is formed after theresist layer 26 and parts of theelectroless copper film 25 covered by theresist layer 26 are removed. - A plurality of conductive traces made of copper are formed on a surface of the semiconductor package substrate, with parts of the surface form contact pads for transmitting electrical signals or power. A metal layer, such as nickel (Ni)/gold (Au) layer is commonly formed on exposed surface of the contact pads to provide the contact pads with such as Au wires, bumps or solder balls for an effective electrical coupling to conductive devices such as chips or circuit boards. Thus, the contact pads are prevented from being oxidized by the external environment.
- The contact pads may be the bump pads or presolder pads for coupling electrically the flip chip package substrate to the chip. The contact pads may also be fingers for coupling electrically the wire-bonded package substrate to the chip or ball pads for coupling electrically the package substrate to the circuit board. A Ni/Au metal layer is formed on exposed surface of the contact pads to protect the contact pads (usually copper (Cu)) from being oxidized by external environment, so as to improve connection for the bumps, presolders, or solder balls mounted on the contact pads.
- Since the electroless copper film used for entire connection in the current semi-additive process (SAP) is removed by etching after the pattern plating process, a process for forming a solder masking agent (i.e. green paint) is performed on the substrate to protect the electroplated trace layer from being oxidized. And openings are formed in the solder mask to expose the surfaces of the contact pads for forming the Ni/Cu metal layer. As the electroless copper film has been removed, the formation of the Ni/Au metal layer has to be carried out by an electroless method, i.e. adopting a driving force without application of external voltage.
-
FIGS. 2G through to 2H illustrate a conventional electroless method for forming the metal barrier layer on contact pads of the substrate, i.e. formation of nickel (Ni)/gold (Au) metal layer by a chemical deposition process. - Referring to
FIG. 2G , as described above, asubstrate 200 which is formed with a patternedcircuit layer 27 in the front-end process, is printed or coated with a solder mask, such as a green paint. Thecircuit layer 27 comprises a plurality ofcontact pads 270 that are exposed byopenings 280 formed in thesolder mask 28, in order to correctly deposit the Ni/Au metal layer on the contact pads. - Referring to
FIG. 2H , during the chemical deposition process, thesubstrate 200 is subjected to an Electroless Nickel/Immersion Gold (EN/IG) process, where a Ni/Au metal layer 29 is deposited via theopenings 280 on surfaces of thecontact pads 270 exposed by theopenings 280. - Thus, as described above, the electroless copper film for interconnecting the electroplated patterned traces in the SAP is removed after the trace patterning, the Ni/Au metal layer is subsequently formed in an electroless method. The typical liquid adopted in the conventional chemical deposition method usually results a corrosive attack to the solder mask formed on the package substrate, causing peeling of the solder mask and poor reliability as a result of pollution for the Ni/Au metal layer on the contact pads.
- And to meet the market demand, semiconductor manufacturers are eagerly involved in developing the semiconductor package with a more compact size as well as the chip of smaller size and higher integration. So, the semiconductor package substrate that serves as a chip carrier is formed with contact pads in high density, so that the chip carried on the substrate forms an excellent and complete connection with the substrate, and the highly integrated chip operates smoothly to develop its functions and properties. However, as the IC package substrate formed with the conductive traces is limited in terms of its fabrication process, limitations in the transmission chip signal and functions to improve bandwidth and control resistance thereof deters development in a high input/output (I/O) package. As the IC process width has been reduced down to 0.13 μm for the semiconductor chip, the package size is also constantly reduced until it almost reaches the same size of the chip (about 1.2 times the size of the chip). Therefore, development in the package substrate with fine circuit, high density, and small apertures is in no doubt an important research topic for IC industry and other related electronic industries to advance to the technology of next generation since the substrate process occupies 20% to 50% of the package cost.
- And if the conductive trace is developed to achieve a higher precision, dimensions of the contact pad as well as a pitch between two neighboring contact pads need to be further reduced. As a result, the openings that form in the solder mask become too small to expose the contact pads, causing poor fluid convection in the chemical Ni/Au deposition process, and further leading to poor mass transfer for the Ni particles without full Ni plating. So, the Ni metal layer is not successfully plated by immersing in deposited Au, resulting either a skip in electroplating or a surface of the contact pad which is too rough to form a dense Ni/Au metal layer.
- The primary objective of the present invention is to provide a semiconductor package substrate having a contact pad protective layer formed thereon and method for fabricating the same, whereby a metal barrier layer is formed on the contact pad by electroplating.
- Another objective of the present invention is to provide a semiconductor package substrate having a contact pad protective layer formed thereon and method for fabricating the same, whereby a metal barrier layer is formed on the contact pad by integrating a semi-additive process (SAP) that forms the circuit structure and an electroplating method.
- A further objective of the present invention is to provide a semiconductor package substrate having a contact pad protective layer formed thereon and method for fabricating the same, so that a corrosive attack of the solder mask from the liquid in the conventional chemical Ni/Au deposition process is prevented, and poor reliability as a result of solder mask peeling and pollution for the Ni/Au metal layer on the contact pads is eliminated.
- And yet another objective of the present invention is to provide a semiconductor package substrate having a contact pad protective layer formed thereon and method for fabricating the same, so as to prevent poor mass transfer for the Ni particles without full Ni plating due to the poor fluid convection in the chemical Ni/Au deposition process. Thereby, the semiconductor package substrate and method for fabricating the same improves from the prior art where the Ni metal layer is not successfully plated by immersing in deposited Au, resulting either a skip in electroplating or a surface of the contact pad which is too rough to form a dense Ni/Au metal layer.
- In accordance with the above and other objectives, the present invention proposes a method for fabricating a semiconductor package substrate having a contact pad protective layer formed thereon. The fabrication method begins by providing an insulating layer with a plurality of blind vias to expose inner traces underneath the insulating layer. A conductive film is formed on the insulating layer to cover the blind vias. A first resist layer is formed on the conductive film, such that a plurality of openings are formed in the first resist layer to expose parts of the conductive film. A first electroplating process is performed to form a patterned trace layer in the openings and a conductive vias in the blind vias. The patterned trace layer includes a plurality of contact pads, and at least one of the contact pads is connected to the conductive vias. A second resist layer is formed to cover parts of the patterned trace layer outside the contact pads, so that the contact pads are exposed by the second resist layer. A second electroplating process is performed to form a metal barrier layer on the contact pads. The second resist layer, the first resist layer, and parts of the conductive film covered by the first resist layer are removed.
- In another embodiment, the present invention proposes another method for fabricating a semiconductor package substrate having a contact pad protective layer formed thereon. The method begins by providing an insulating layer with a plurality of blind vias to expose inner traces underneath the insulating layer. A conductive film is formed on the insulating layer to cover the blind vias. A resist layer is formed on the conductive film, such that a plurality of openings are formed in the resist layer to expose parts of the conductive film. A first electroplating process is performed to form a plurality of contact pads in the openings and a conductive vias in the blind vias, such that one of the contact pads is connected to the conductive vias. A second electroplating process is performed to form a metal barrier layer on the contact pads. The resist layer, and parts of the conductive film covered by the resist layer are removed. The openings in the resist layer correspond to locations of the blind vias in the insulating layer.
- With the processes described above, the present invention proposes a semiconductor package substrate having a contact pad protective layer formed thereon. The substrate comprises at least an insulating layer with a plurality of blind vias to expose inner traces underneath the insulating layer, at least a patterned circuit layer which is formed by electroplating via a conductive layer on the insulating layer, and at least a metal barrier layer completely covers an upper surface of the contact pads. The patterned circuit layer further comprises a plurality of contact pads, and one of the contact pads connected to the conductive vias.
- According to the present invention, the conductive film required for electroplating and the second resist layer are used to perform pattern transfer when the patterned circuit layer and blind vias are fabricated by the SAP. So, areas to be electroplated with a metal layer (such as a Ni/Au metal layer) are defined. Alternatively, the contact pad area may be formed only on the substrate, such that a Ni/Au metal layer having a size identical to the contact pad is formed on an upper surface of the contact pads using a Ni/Au electroplating process in order to prevent a variety of process problems caused by conventional chemical Ni/Au deposition process.
- Summarizing from the above, after the conductive film that serves for entire connection is formed in the process for fabricating the patterned circuit and conductive vias, the second resist layer is additionally formed to cover other conductive trace areas outside the contact pads. Alternatively, the contact pads may be formed only on the substrate. Then, an electroplating process is performed to form a metal barrier layer on the contact pads, while the conductive trace, the conductive vias, the contact pads as well as the metal barrier layer thereon are formed in the substrate. Thus, the present invention prevents a corrosive attack of the electroless process liquid to the solder mask formed on the package substrate, peeling of the solder mask, and poor reliability as a result of pollution for the Ni/Au metal layer on the contact pads. The present invention also prevents poor fluid convection that leads to incomplete plating according to a fine circuit design. Accordingly, the present invention further resolves the problem where the Ni metal layer is not successfully plated by immersing in deposited Au, resulting either a skip in electroplating or a surface of the contact pad which is too rough to form a dense Ni/Au metal layer.
- To provide a further understanding of the invention, the following detailed description illustrates embodiments and examples of the invention, it is to be understood that this detailed description is being provided only for illustration of the invention and not as limiting the scope of this invention.
- The drawings included herein provide a further understanding of the invention. A brief description of the drawings is as follows:
-
FIGS. 1A and 1B (PRIOR ART) illustrate a substrate fabricated according to a conventional wet etching process in the prior art; -
FIGS. 2A through to 2F (PRIOR ART) illustrate the substrate fabricated according to a conventional semi-additive process in the prior art; -
FIGS. 2G through to 2H (PRIOR ART) illustrate a conventional electroless method for forming the metal barrier layer on contact pads of the substrate; -
FIGS. 3A through to 3I are cross-sectional views illustrating a method for fabricating the semiconductor package substrate having the a contact pad protective layer formed thereon according to the first embodiment of the invention; -
FIG. 4 is a schematic, cross-sectional view illustrating a fabrication method for a semiconductor package substrate having a contact pad protective layer formed thereon according to the second embodiment of the invention; -
FIG. 5 is a schematic, cross-sectional view illustrating a Cavity Down Ball Grid Arrays (CDBGA) package fabricated by adopting the semiconductor package substrate having a contact pad protective layer formed thereon according to the present invention; -
FIG. 6 is a schematic, cross-sectional view illustrating a wire-bonded package fabricated by adopting the semiconductor package substrate having a contact pad protective layer formed thereon according to the present invention; and -
FIG. 7 is schematic, cross-sectional view illustrating a flip-chip package fabricated by adopting the semiconductor package substrate having a contact pad protective layer formed thereon according to the present invention. -
FIGS. 3A through to 3I are cross-sectional views illustrating a method for fabricating the semiconductor package substrate having the protective pads formed thereon according to the first embodiment of the invention - Referring to
FIG. 3A , an insulatinglayer 30 is provided with a plurality of insulatingvias 301 formed therein, so as to expose aninner trace 30 a underneath the insulatinglayer 30. Aconductive film 31 is formed on the insulatinglayer 30 to cover the insulatingvias 301. The insulating layer may be made of materials, such as Epoxy resin, Polyimide, Cyanate ester, Glass fiber, Ajinomoto Built-up Film (ABF), Bismaleimide Triazine (BT) and a mixture of Epoxy resin and Glass fiber (FR5). Theconductive film 31 provides a current conductive path for subsequent electroplating of 25 metal layers (including the patterned trace layer and the barrier layer above the contact pads), and theconductive layer 31 may be made of metal, alloy, and a stack of several metal layers selected from a group consisting of copper (Cu), tin (Sn), nickel (Ni), chromium (Cr), titanium (Ti), and Cu/Cr alloy. And the method for forming theconductive film 31 includes physical vapor deposition (PVD), chemical vapor deposition (CVD), non-electroplating or chemical deposition methods, such as sputtering, evaporation, arc vapor deposition (AVP), ion beam sputtering (IBS), laser ablation deposition (LAD), plasma enhanced CVD (PECVD) or plasma enhanced non-electroplating method. Based on the actual operation experience, theconductive film 31 is preferably made from non-electroplated copper particles. Theinsulting layer 30 may be formed on the substrate with multiple trace layers (not shown). The required front end process for the substrate may have been completed; for example, a plurality of plated through holes (PTH) and blind vias are formed in the substrate to provide connection for traces of the stacked layers. - Referring to
FIG. 3B , a first resistlayer 32 is formed by printing, spin-coating, or adhesion to cover theconductive film 31. The first resistlayer 32 may be a dry photoresist film or a photoresist in liquid form. And a plurality ofopenings 320 are formed in the first resistlayer 32 by patterning processes, such as exposure and development to expose parts of theconductive film 31 for forming the patterned trace layer. - As shown in
FIG. 3C , the electroplating process is conducted to form the patternedtrace layer 33 and the conductive via 302 in theopening 320 and insulatingvias 301, respectively. The patternedtrace layer 33 has a plurality ofcontact pads 330 formed in theconductive vias 302 to establish connection with theinner trace 30 a. Theconductive vias 302 may be formed directly below thecontact pad 330. Thecontact pad 330 may also be connected to theinner trace 30 a via lead traces of the patternedtrace layer 33. - As shown in
FIG. 3D , a second resistlayer 34 is formed to cover the patternedtrace layer 33 outside thecontact pad 330, wherein the second resistlayer 34 may be a dry photoresist film or a photoresist in liquid form. And a plurality ofopenings 320 are formed in the second resistlayer 34 by patterning processes, such as exposure and development to expose the contact pads. The second resistlayer 34 is made of the same material as that of the first resistlayer 32. - Referring to
FIG. 3E , ametal barrier layer 35 is formed via a current conduction path by the electroplating process on the contact pads, so as to thoroughly cover upper surface of thecontact pads 330. The current conduction path, in this case, includes theconductive film 31, theconductive vias 302, and thecontact pads 330. Themetal barrier layer 35 may be made of gold (Au), nickel (Ni), palladium (Pd), silver (Ag), tin (Sn), Ni/Pd alloy, Cr/Ti alloy, Ni/Au alloy, Pd/Au alloy, or Ni/Pd/Au alloy. Preferably, themetal barrier layer 35 includes an electroplated Ni/Au metal layer which is formed by electroplating aNi layer 351, followed by a Au layer 352 (shown inFIG. 3F ), such that the Ni/Au metal can be electroplated on the entire upper surface of each of thecontact pads 330. As a result, the upper surface of thecontact pads 330 is entirely covered with ametal barrier layer 35. It is noted that the metal barrier layer may also be made of Ni, Au, or one of other metals alone as a simple substitution for making themetal barrier layer 35. For example, the exposed surface of thecontact pads 330 may be directly electroplated with Au. Therefore, the scope of the invention is not limited to the number of metals as embodied in the electroplating process described above. - Referring to
FIG. 3G , the second resistlayer 34 and the first resistlayer 32 are removed to form themetal barrier layer 35 covering the entire upper surface of thecontact pads 35. - Referring to
FIG. 3H , parts of theconductive film 31 covered by the first resistlayer 32 are further removed by etching. - As shown in
FIG. 3I , asolder mask 36, such as green paint is coated on the package substrate to protect the package substrate from contamination as a result of external environmental pollution. A plurality ofopenings 360 may be formed in thesolder mask 36 to expose thecontact pads 330 after formation of themetal barrier layer 35. -
FIG. 4 illustrates another embodiment of the present invention, in which a plurality ofcontact pads 330 are directly formed on the substrate, while theconductive vias 302 and no other conductive traces are formed in the insulatinglayer 30. So, thecontact pads 330 can connect via theconductive vias 302 formed in the insulatinglayer 30 to theinner trace 30 a. In the subsequent electroplating process for forming the metal barrier layer on thecontact pads 330, the electroplating process can be carried out directly without covering the substrate with the second resist layer to form a metal barrier layer on the exposed surface of the contact pads since the substrate is only formed with the contact pads. - As described above, traces and conductive vias of the additive layers are formed by semi-additive process (SAP) in the present invention. Next, parts of the conductive traces not to be formed in to define the areas for forming the contact pads having the metal barrier layer. Alternatively, the substrate is only formed with contact pad areas
-
FIG. 5 illustrates a Cavity Down Ball Grid Arrays (CDBGA) package fabricated according to the semiconductor package substrate of the present invention, which package has an opening formed in the substrate, and the chip is placed up side down and connected via the opening to the substrate. - The CDBGA package has at least one
opening 41 formed in the substrate to penetrate upper and lower surfaces thereof. One end of theopening 41 is closed by mounting a piece ofheat sink 42 on the upper surface of thesubstrate 40, so that asemiconductor chip 43 can accommodate in theopening 41 with its inactive surface fixed on the heat sink using a heat conductive soldering agent. With a plurality ofsolder wires 44 that projects out theopening 41, thesemiconductor chip 43 is connected to thecontact pad 401 on the lower surface of thesubstrate 40. A metal barrier layer 45 (such as Ni/Au metal layer) is formed on the surface of thecontact pads 401, so that the solder wire (such as gold wire) can be soldered and connected to contactpads 401 effectively. Next, thesemiconductor chip 43 and thesolder wire 44 are covered with apackage encapsulant 46 before growing a plurality ofsolder balls 47 oncontact pads 402 of thesubstrate 40. Ametal barrier layer 45 is also formed to cover surface of thecontact pads 402, so that thesolder balls 47 can be soldered and connected to thecontact pads 402 effectively in order to fabricate the semiconductor package integrated with the heat sink. -
FIG. 6 andFIG. 7 are cross-sectional views illustrating respectively a wire-bonded package and a flip-chip package fabricated according to the semiconductor package substrate having protective pads formed thereon embodied in the present invention. - Referring to
FIG. 6 , the semiconductor package substrate of the present invention is also applicable to fabrication of a wire-bondedpackage 50 where a wire-bondedsubstrate 51 is provided with at least onechip 52 mounted on thesubstrate 51. Then, with a plurality of solder wires, thechip 52 is connected to thecontact pads 54 of thesubstrate 51. Ametal barrier layer 55, such as Ni/Au metal layer is formed to cover the upper surface of the contact pads connected with thesolder wire 53, so that the solder wire (usually the gold wire) is soldered to thecontact pads 54 effectively. - As shown in
FIG. 7 , a flip-chip package 60 can also be fabricated by applying the semiconductor package substrate of the present invention. According to thepackage 60, a flip-chip substrate 61 is formed with at least onechip 62 mounted thereon. With a plurality of metal bumps 63 on circuit face of thechip 62, thechip 62 is connected to thecontact pads 64 on thesubstrate 61 by a flip-chip method. Ametal barrier layer 65, such as Ni/Au metal layer is formed to cover the upper surface of thecontact pads 64 connected with the metal bumps 63, so as to prevent contact pads from corrosion as a result of external environment. In addition, the metal bumps 63 are soldered to thecontact pads 64 effectively. - Summarizing from the above, the semiconductor package substrate having the protective pads formed thereon is applicable to fabrication of both the wire-bonded package substrate and the flip-chip package substrate. Furthermore, the contact pads described above may include wire-bonding pads, bump-soldering pads, pre-soldered pads, and solder ball pads. Although only a few of the contact pads are illustrated in the diagrams discussed above, the actual patterned trace layout and number of contact pads to be designed and formed on the substrate depends on the actual process needs. And the process may be implemented on either one or both sides of the substrate.
- According to the semiconductor package substrate having the protective pads formed thereon and method of fabricating the same, multiple layers of thin trace structures are formed on the substrate and conductive vias are formed in the insulating layer. Meanwhile, a metal barrier layer having a similar dimension as the contact pad is formed by electroplating on the contact pads of the patterned trace structures to increase contact areas between the contact pads and the metal barrier layer, so as to provide effective electrical coupling of the contact pads with other conductive devices (such as metal bumps, solder balls, and solder wires). Therefore, contact pads are prevented from being oxidized by the external environment, and problems associated with conventional chemical deposition process are resolved, thereby reliability of the package structure is effectively improved. Although the metal barrier layer can be formed conventionally by electroplating on the contact pads, the conventional electroplating method requires further forming electroplated traces on the surface of the package substrate, so as to establish the connections to the contact pads via the electroplated traces. However, the effective wiring area for the package substrate may be significantly reduced due to layout of these electroplated traces, and problems such as signal interference may be derived as a result of the electroplated trace layout.
- It should be apparent to those skilled in the art that the above description is only illustrative of specific embodiments and examples of the invention. The invention should therefore cover various modifications and variations made to the herein-described structure and operations of the invention, provided they fall within the scope of the invention as defined in the following appended claims.
Claims (20)
1. A semiconductor package substrate having a contact pad protective layer formed thereon, comprising:
at least one insulating layer having a plurality of conductive blind vias formed therein and electrically connected to inner traces disposed underneath the insulating layer;
at least one patterned trace layer electroplated via a conductive film on the insulating layer, the patterned trace layer comprising a plurality of contact pads, wherein at least one of the contact pads is electrically connected to at least one of the blind vias; and
at least one metal barrier layer for covering the contact pads.
2. The semiconductor package substrate of claim 1 , further comprising: a solder mask for covering the patterned trace layer and having a plurality of openings to expose the metal barrier layer.
3. The semiconductor package substrate of claim 1 , wherein the substrate has a multi-layered structure having a plurality of non-conductive layers, and the insulating layer is one of the non-conductive layers formed closest to an outside-exposed surface of the substrate.
4. The semiconductor package substrate of claim 1 , wherein the substrate is a flip-chip package substrate or a wire-bonded package substrate.
5. The semiconductor package substrate of claim 1 , wherein the contact pad is selected from the group consisting of a bump solder pad, solder ball pad, and wire-bonded pad.
6. The semiconductor package substrate of claim 1 , wherein the metal barrier layer is made of a material selected from the group consisting of gold (Au), nickel (Ni), palladium (Pd), silver (Ag), tin (Sn), Ni/Pd, chromium (Cr)/titanium (Ti), Ni/Au, Pd/Au, and Ni/Pd/Au.
7. A fabrication method for a semiconductor package substrate having a contact pad protective layer formed thereon, the method comprising the steps of:
providing an insulating layer having a plurality of blind vias formed therein for exposing inner traces disposed underneath the insulating layer;
forming a conductive film on the insulating layer and over the blind vias;
forming a first resist layer on the conductive film, wherein the first resist layer has a plurality of openings to expose predetermined parts of the conductive film;
performing a first electroplating process to form a patterned trace layer in the openings and in the blind vias to form conductive vias, wherein the patterned trace layer comprises a plurality of contact pads, and at least one of the contact pads is electrically connected to at least one of the conductive vias;
forming a second resist layer over the patterned trace layer exclusive of the contact pads, making the contact pads exposed from the second resist layer;
performing a second electroplating process to form a metal barrier layer on the contact pads; and
removing the second resist layer, the first resist layer, and parts of the conductive film covered by the first resist layer.
8. The fabrication method of claim 7 , further comprising: a solder mask for covering the patterned trace layer and having a plurality of openings to expose the metal barrier layer.
9. The fabrication method of claim 7 , wherein the substrate has a multi-layered structure having a plurality of non-conductive layers, and the insulating layer is one of the non-conductive layers formed closest to an outside-exposed surface of the substrate.
10. The fabrication method of claim 7 , wherein the substrate is a flip-chip package substrate or a wire-bonded package substrate.
11. The fabrication method of claim 7 , wherein the contact pad is selected from the group consisting of a bump solder pad, solder ball pad, and wire-bonded pad.
12. The fabrication method of claim 7 , wherein the metal barrier layer is made of a material selected from the group consisting of gold (Au), nickel (Ni), palladium (Pd), silver (Ag), tin (Sn), Ni/Pd, chromium (Cr)/titanium (Ti), Ni/Au, Pd/Au, and Ni/Pd/Au.
13. The fabrication method of claim 7 , wherein the first or second resist layer is a dry photoresist film or a liquid photoresist.
14. A fabrication method for a semiconductor package substrate having a contact pad protective layer formed thereon, comprising the steps of:
providing an insulating layer having a plurality of blind vias formed therein for exposing inner traces disposed underneath the insulating layer;
forming a conductive film on the insulating layer and over the blind vias;
forming a resist layer on the conductive film, the resist layer having a plurality of openings to expose predetermined parts of the conductive film;
performing a first electroplating process to form a plurality of contact pads in the openings and form a plurality of conductive vias in the blind vias, wherein at least one of the contact pads is electrically connected to at least one of the conductive vias;
performing a second electroplating process to form a metal barrier layer on the contact pads; and
removing the resist layer and parts of the conductive film covered by the resist layer.
15. The fabrication method of claim 14 , further comprising: a solder mask formed on the substrate and having a plurality of openings to expose the metal barrier layer.
16. The fabrication method of claim 14 , wherein the openings of the resist layer correspond in position to the blind vias of the insulating layer.
17. The fabrication method of claim 14 , wherein the substrate has a multi-layered structure having a plurality of non-conductive layers, and the insulating layer is one of the non-conductive layers formed closest to an outside-exposed surface of the substrate.
18. The fabrication method of claim 14 , wherein the substrate is a flip-chip package substrate or a wire-bonded package substrate.
19. The fabrication method of claim 14 , wherein the contact pad is selected from the group consisting of a bump solder pad, solder ball pad, and wire-bonded pad.
20. The fabrication method of claim 14 , wherein the metal barrier layer is made of a material selected from the group consisting of gold (Au), nickel (Ni), palladium (Pd), silver (Ag), tin (Sn), Ni/Pd, chromium (Cr)/titanium (Ti), Ni/Au, Pd/Au, and Ni/Pd/Au.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/424,797 US20060223230A1 (en) | 2003-08-13 | 2006-06-16 | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW092122202 | 2003-08-13 | ||
TW092122202A TWI286372B (en) | 2003-08-13 | 2003-08-13 | Semiconductor package substrate with protective metal layer on pads formed thereon and method for fabricating the same |
US10/695,356 US7081402B2 (en) | 2003-08-13 | 2003-10-27 | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
US11/424,797 US20060223230A1 (en) | 2003-08-13 | 2006-06-16 | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/695,356 Division US7081402B2 (en) | 2003-08-13 | 2003-10-27 | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060223230A1 true US20060223230A1 (en) | 2006-10-05 |
Family
ID=34132819
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/695,356 Expired - Fee Related US7081402B2 (en) | 2003-08-13 | 2003-10-27 | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
US11/448,420 Expired - Fee Related US7485970B2 (en) | 2003-08-13 | 2006-06-06 | Semiconductor package substrate having contact pad protective layer formed thereon |
US11/424,797 Abandoned US20060223230A1 (en) | 2003-08-13 | 2006-06-16 | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/695,356 Expired - Fee Related US7081402B2 (en) | 2003-08-13 | 2003-10-27 | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
US11/448,420 Expired - Fee Related US7485970B2 (en) | 2003-08-13 | 2006-06-06 | Semiconductor package substrate having contact pad protective layer formed thereon |
Country Status (3)
Country | Link |
---|---|
US (3) | US7081402B2 (en) |
JP (1) | JP4682294B2 (en) |
TW (1) | TWI286372B (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110212614A1 (en) * | 2007-03-09 | 2011-09-01 | Micron Technology, Inc. | Microelectronic workpieces and method for manufacturing microelectronic devices using such workpieces |
US20120124830A1 (en) * | 2007-12-11 | 2012-05-24 | Unimicron Technology Corp. | Process for fabricating circuit board |
US20120286416A1 (en) * | 2011-05-11 | 2012-11-15 | Tessera Research Llc | Semiconductor chip package assembly and method for making same |
US20130140067A1 (en) * | 2007-10-12 | 2013-06-06 | Elpida Memory, Inc. | Wafer or circuit board and joining structure of wafer or circuit board |
WO2013176519A1 (en) * | 2012-05-25 | 2013-11-28 | Lg Innotek Co., Ltd. | Semiconductor package substrate, package system using the same and method for manufacturing thereof |
CN104810344A (en) * | 2014-01-29 | 2015-07-29 | 矽品精密工业股份有限公司 | Stack set, manufacturing method thereof and substrate structure |
US20170018475A1 (en) * | 2015-07-15 | 2017-01-19 | Chip Solutions, LLC | Semiconductor device and method |
CN107666770A (en) * | 2016-07-29 | 2018-02-06 | 鹏鼎控股(深圳)股份有限公司 | Has circuit board of weld pad and preparation method thereof |
US9922949B2 (en) | 2015-07-15 | 2018-03-20 | Chip Solutions, LLC | Semiconductor device and method |
US10586746B2 (en) | 2016-01-14 | 2020-03-10 | Chip Solutions, LLC | Semiconductor device and method |
Families Citing this family (86)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004001837A2 (en) * | 2002-06-25 | 2003-12-31 | Unitive International Limited | Methods of forming electronic structures including conductive shunt layers and related structures |
US7112524B2 (en) * | 2003-09-29 | 2006-09-26 | Phoenix Precision Technology Corporation | Substrate for pre-soldering material and fabrication method thereof |
JP2005303258A (en) * | 2004-03-16 | 2005-10-27 | Fujikura Ltd | Device and method for manufacturing the same |
TWI241001B (en) * | 2004-03-26 | 2005-10-01 | Advanced Semiconductor Eng | Method of improving adhesive characteristic between photoresist layer and substrate, and bumping process |
JP4359257B2 (en) * | 2004-07-06 | 2009-11-04 | 三星電機株式会社 | BGA package and manufacturing method thereof |
TWI255158B (en) * | 2004-09-01 | 2006-05-11 | Phoenix Prec Technology Corp | Method for fabricating electrical connecting member of circuit board |
JP4891578B2 (en) * | 2005-08-10 | 2012-03-07 | 京セラSlcテクノロジー株式会社 | Wiring board and manufacturing method thereof |
US20070045843A1 (en) * | 2005-08-25 | 2007-03-01 | Infineon Technologies Ag | Substrate for a ball grid array and a method for fabricating the same |
US7659193B2 (en) * | 2005-12-23 | 2010-02-09 | Phoenix Precision Technology Corporation | Conductive structures for electrically conductive pads of circuit board and fabrication method thereof |
US8049340B2 (en) * | 2006-03-22 | 2011-11-01 | Lsi Corporation | Device for avoiding parasitic capacitance in an integrated circuit package |
US20070246821A1 (en) * | 2006-04-20 | 2007-10-25 | Lu Szu W | Utra-thin substrate package technology |
US9179579B2 (en) * | 2006-06-08 | 2015-11-03 | International Business Machines Corporation | Sheet having high thermal conductivity and flexibility |
US7804177B2 (en) * | 2006-07-26 | 2010-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-based thin substrate and packaging schemes |
TWI324033B (en) * | 2006-08-07 | 2010-04-21 | Unimicron Technology Corp | Method for fabricating a flip-chip substrate |
TWI319615B (en) * | 2006-08-16 | 2010-01-11 | Phoenix Prec Technology Corp | Package substrate and manufacturing method thereof |
KR100771467B1 (en) * | 2006-10-30 | 2007-10-30 | 삼성전기주식회사 | Circuit board and method for manufacturing there of |
JP2008124107A (en) * | 2006-11-09 | 2008-05-29 | Fujitsu Ltd | Wiring board, semiconductor part and manufacturing method for wiring board |
US7982307B2 (en) * | 2006-11-22 | 2011-07-19 | Agere Systems Inc. | Integrated circuit chip assembly having array of thermally conductive features arranged in aperture of circuit substrate |
US20100044853A1 (en) * | 2007-01-17 | 2010-02-25 | Nxp, B.V. | System-in-package with through substrate via holes |
US7662662B2 (en) * | 2007-03-13 | 2010-02-16 | Kinsus Interconnect Technology Corp. | Method for manufacturing carrier substrate |
TWI335070B (en) * | 2007-03-23 | 2010-12-21 | Advanced Semiconductor Eng | Semiconductor package and the method of making the same |
TWI353661B (en) * | 2007-04-09 | 2011-12-01 | Unimicron Technology Corp | Circuit board structure capable of embedding semic |
CN101287331B (en) * | 2007-04-10 | 2010-12-08 | 全懋精密科技股份有限公司 | Conductive structure of electrically connected mat of circuit board |
JP2008263026A (en) * | 2007-04-11 | 2008-10-30 | Sumitomo Metal Mining Package Materials Co Ltd | Cof wiring substrate and its manufacturing method |
JP4881211B2 (en) * | 2007-04-13 | 2012-02-22 | 新光電気工業株式会社 | Wiring substrate manufacturing method, semiconductor device manufacturing method, and wiring substrate |
TWI387064B (en) * | 2007-05-03 | 2013-02-21 | Unimicron Technology Corp | Semiconductor package substrate structure and manufacturing method thereof |
TWI375999B (en) * | 2007-06-07 | 2012-11-01 | Advanced Semiconductor Eng | Substrate with bumps process and structure |
TWI334211B (en) * | 2007-06-29 | 2010-12-01 | Unimicron Technology Corp | Package substrate structure and manufacturing method thereof |
US7799608B2 (en) * | 2007-08-01 | 2010-09-21 | Advanced Micro Devices, Inc. | Die stacking apparatus and method |
TWI343112B (en) * | 2007-08-08 | 2011-06-01 | Unimicron Technology Corp | Package substrate having electrical connection structure and method for fabricating the same |
JP5236379B2 (en) * | 2007-08-24 | 2013-07-17 | 日本特殊陶業株式会社 | IC inspection apparatus substrate and manufacturing method thereof |
TWI377656B (en) * | 2007-09-19 | 2012-11-21 | Method for manufacturing packaging substrate | |
KR100905922B1 (en) * | 2008-02-15 | 2009-07-02 | 삼성전기주식회사 | Printed circuit board for package and manufacturing method thereof |
KR20090113074A (en) * | 2008-04-25 | 2009-10-29 | 삼성테크윈 주식회사 | Flexible printed circuit board and method for forming fine pitch thereof |
TWI393231B (en) * | 2008-05-21 | 2013-04-11 | Unimicron Technology Corp | Substrate having semiconductor chip embedded therein and fabrication method thereof |
TWI384606B (en) * | 2008-05-30 | 2013-02-01 | Unimicron Technology Corp | Package structure having semiconductor component embedded therein and fabrication method thereof |
US8207469B2 (en) * | 2008-06-02 | 2012-06-26 | Yuan Ze University | Method for inhibiting electromigration-induced phase segregation in solder joints |
TWI473553B (en) | 2008-07-03 | 2015-02-11 | Advanced Semiconductor Eng | Chip package structure |
TW201010557A (en) * | 2008-08-22 | 2010-03-01 | World Wiser Electronics Inc | Method for fabricating a build-up printing circuit board of high fine density and its structure |
US20100102457A1 (en) * | 2008-10-28 | 2010-04-29 | Topacio Roden R | Hybrid Semiconductor Chip Package |
US8592691B2 (en) * | 2009-02-27 | 2013-11-26 | Ibiden Co., Ltd. | Printed wiring board |
TWI469283B (en) * | 2009-08-31 | 2015-01-11 | Advanced Semiconductor Eng | Package structure and package process |
US8445329B2 (en) * | 2009-09-30 | 2013-05-21 | Ati Technologies Ulc | Circuit board with oval micro via |
KR101047139B1 (en) * | 2009-11-11 | 2011-07-07 | 삼성전기주식회사 | Single Layer Board-on-Chip Package Substrate and Manufacturing Method Thereof |
US8198131B2 (en) * | 2009-11-18 | 2012-06-12 | Advanced Semiconductor Engineering, Inc. | Stackable semiconductor device packages |
US8299633B2 (en) * | 2009-12-21 | 2012-10-30 | Advanced Micro Devices, Inc. | Semiconductor chip device with solder diffusion protection |
TWI408785B (en) * | 2009-12-31 | 2013-09-11 | Advanced Semiconductor Eng | Semiconductor package |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
TWI419283B (en) | 2010-02-10 | 2013-12-11 | Advanced Semiconductor Eng | Package structure |
US8394713B2 (en) * | 2010-02-12 | 2013-03-12 | Freescale Semiconductor, Inc. | Method of improving adhesion of bond pad over pad metallization with a neighboring passivation layer by depositing a palladium layer |
KR101033907B1 (en) * | 2010-02-23 | 2011-05-11 | 한국과학기술연구원 | Manufacturing method of microelectrode array and connector connecting method using the same |
KR101125603B1 (en) * | 2010-02-23 | 2012-03-27 | 한국과학기술연구원 | Manufacturing method of microelectrode array |
TWI411075B (en) | 2010-03-22 | 2013-10-01 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US8850196B2 (en) * | 2010-03-29 | 2014-09-30 | Motorola Solutions, Inc. | Methods for authentication using near-field |
US8624374B2 (en) | 2010-04-02 | 2014-01-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof |
US8278746B2 (en) | 2010-04-02 | 2012-10-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages including connecting elements |
US8541687B2 (en) * | 2010-04-22 | 2013-09-24 | Endicott Interconnect Technologies, Inc. | Coreless layer buildup structure |
US8536459B2 (en) * | 2010-04-22 | 2013-09-17 | Endicott Interconnect Technologies, Inc. | Coreless layer buildup structure with LGA |
CN101937901B (en) * | 2010-08-19 | 2013-11-06 | 日月光半导体制造股份有限公司 | Wire substrate as well as manufacturing method and packaging structure thereof |
TWI451546B (en) | 2010-10-29 | 2014-09-01 | Advanced Semiconductor Eng | Stacked semiconductor package, semiconductor package thereof and method for making a semiconductor package |
JP2012124452A (en) * | 2010-12-06 | 2012-06-28 | Samsung Electro-Mechanics Co Ltd | Printed substrate and manufacturing method of the same |
US9171792B2 (en) | 2011-02-28 | 2015-10-27 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages having a side-by-side device arrangement and stacking functionality |
US9821135B2 (en) | 2011-06-16 | 2017-11-21 | Resmed Limited | Humidifier and layered heating element |
US9449941B2 (en) | 2011-07-07 | 2016-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connecting function chips to a package to form package-on-package |
US8927875B2 (en) * | 2011-10-28 | 2015-01-06 | Ibiden Co., Ltd. | Wiring board and method for manufacturing wiring board |
US9147663B2 (en) | 2013-05-28 | 2015-09-29 | Intel Corporation | Bridge interconnection with layered interconnect structures |
KR101592558B1 (en) * | 2013-08-27 | 2016-02-05 | 주식회사 아모센스 | Electrode of led substrate and method for manufacturing the same |
US10157823B2 (en) * | 2014-10-31 | 2018-12-18 | Qualcomm Incorporated | High density fan out package structure |
JP2016213283A (en) * | 2015-05-01 | 2016-12-15 | ソニー株式会社 | Manufacturing method and wiring board with through electrode |
KR20170066843A (en) * | 2015-12-07 | 2017-06-15 | 삼성전자주식회사 | Stacked semiconductor device and method of manufacturing the same |
US20170323863A1 (en) * | 2016-05-09 | 2017-11-09 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
CN106057685A (en) * | 2016-07-28 | 2016-10-26 | 合肥矽迈微电子科技有限公司 | Packaging method and flip chip packaging structure |
WO2018147836A1 (en) * | 2017-02-08 | 2018-08-16 | Hewlett-Packard Development Company, L.P. | Printing conductive traces |
US10510721B2 (en) | 2017-08-11 | 2019-12-17 | Advanced Micro Devices, Inc. | Molded chip combination |
JP2019057572A (en) * | 2017-09-20 | 2019-04-11 | 東芝メモリ株式会社 | Metal wiring formation method |
FR3077678B1 (en) * | 2018-02-07 | 2022-10-21 | St Microelectronics Rousset | METHOD FOR DETECTING DAMAGE TO THE INTEGRITY OF A SEMICONDUCTOR SUBSTRATE OF AN INTEGRATED CIRCUIT FROM ITS REAR FACE, AND CORRESPONDING DEVICE |
US10593628B2 (en) | 2018-04-24 | 2020-03-17 | Advanced Micro Devices, Inc. | Molded die last chip combination |
US10672712B2 (en) | 2018-07-30 | 2020-06-02 | Advanced Micro Devices, Inc. | Multi-RDL structure packages and methods of fabricating the same |
CN113170579A (en) * | 2019-02-21 | 2021-07-23 | 华为技术有限公司 | Packaging structure and preparation method thereof |
KR102504834B1 (en) | 2019-03-11 | 2023-02-28 | 삼성전자 주식회사 | Integrated circuit chip, method of manufacturing integrated circuit chip, and integrated circuit package and display apparatus including integrated circuit chip |
WO2020191616A1 (en) * | 2019-03-26 | 2020-10-01 | 深圳市汇顶科技股份有限公司 | Integrated apparatus having random signal generator and preparation method therefor, and electronic device |
TWI700788B (en) * | 2019-05-02 | 2020-08-01 | 恆勁科技股份有限公司 | Flip-chip package substrate and its fabrication method |
US10923430B2 (en) | 2019-06-30 | 2021-02-16 | Advanced Micro Devices, Inc. | High density cross link die with polymer routing layer |
TWI743970B (en) * | 2020-08-28 | 2021-10-21 | 巨擘科技股份有限公司 | Surface finish structure of multi-layer substrate and method for manufacturing the same |
US11532542B2 (en) * | 2020-08-28 | 2022-12-20 | Advanced Semiconductor Engineering, Inc. | Wiring structure and method for manufacturing the same |
CN114980498B (en) * | 2022-05-09 | 2024-04-02 | 江西福昌发电路科技有限公司 | High-density interconnection printed board and processing method thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5242861A (en) * | 1991-06-06 | 1993-09-07 | Nec Corporation | Method for manufacturing semiconductor device having a multilayer wiring structure |
US5907786A (en) * | 1992-11-11 | 1999-05-25 | Mitsubishi Denki Kabushiki Kaisha | Process for manufacturing a flip-chip integrated circuit |
US6566239B2 (en) * | 2000-12-19 | 2003-05-20 | Fujitsu Limited | Semiconductor device manufacturing method having a step of forming a post terminal on a wiring by electroless plating |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5083187A (en) * | 1990-05-16 | 1992-01-21 | Texas Instruments Incorporated | Integrated circuit device having bumped power supply buses over active surface areas and method of manufacture thereof |
US5633189A (en) * | 1994-08-01 | 1997-05-27 | Actel Corporation | Method of making metal to metal antifuse |
JP2000261149A (en) * | 1999-03-08 | 2000-09-22 | Ibiden Co Ltd | Mutilayer printed wiring board and manufacture thereof |
JP4321913B2 (en) * | 1999-05-24 | 2009-08-26 | イビデン株式会社 | Printed wiring board |
KR100298827B1 (en) * | 1999-07-09 | 2001-11-01 | 윤종용 | Method For Manufacturing Wafer Level Chip Scale Packages Using Redistribution Substrate |
JP2001094224A (en) * | 1999-09-24 | 2001-04-06 | Toshiba Chem Corp | Printed interconnection board and method of manufacturing printed interconnection board |
US6713859B1 (en) * | 2000-09-13 | 2004-03-30 | Intel Corporation | Direct build-up layer on an encapsulated die package having a moisture barrier structure |
US6423570B1 (en) * | 2000-10-18 | 2002-07-23 | Intel Corporation | Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby |
US20020070443A1 (en) * | 2000-12-08 | 2002-06-13 | Xiao-Chun Mu | Microelectronic package having an integrated heat sink and build-up layers |
US6951707B2 (en) * | 2001-03-08 | 2005-10-04 | Ppg Industries Ohio, Inc. | Process for creating vias for circuit assemblies |
US6841413B2 (en) * | 2002-01-07 | 2005-01-11 | Intel Corporation | Thinned die integrated circuit package |
TWI246761B (en) * | 2003-05-14 | 2006-01-01 | Siliconware Precision Industries Co Ltd | Semiconductor package with build-up layers formed on chip and fabrication method of the semiconductor package |
-
2003
- 2003-08-13 TW TW092122202A patent/TWI286372B/en not_active IP Right Cessation
- 2003-10-27 US US10/695,356 patent/US7081402B2/en not_active Expired - Fee Related
-
2004
- 2004-08-03 JP JP2004227056A patent/JP4682294B2/en not_active Expired - Fee Related
-
2006
- 2006-06-06 US US11/448,420 patent/US7485970B2/en not_active Expired - Fee Related
- 2006-06-16 US US11/424,797 patent/US20060223230A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5242861A (en) * | 1991-06-06 | 1993-09-07 | Nec Corporation | Method for manufacturing semiconductor device having a multilayer wiring structure |
US5907786A (en) * | 1992-11-11 | 1999-05-25 | Mitsubishi Denki Kabushiki Kaisha | Process for manufacturing a flip-chip integrated circuit |
US6566239B2 (en) * | 2000-12-19 | 2003-05-20 | Fujitsu Limited | Semiconductor device manufacturing method having a step of forming a post terminal on a wiring by electroless plating |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8492198B2 (en) * | 2007-03-09 | 2013-07-23 | Micron Technology, Inc. | Microelectronic workpieces with stand-off projections and methods for manufacturing microelectronic devices using such workpieces |
US8987874B2 (en) | 2007-03-09 | 2015-03-24 | Micron Technology, Inc. | Microelectronic workpieces and methods for manufacturing microelectronic devices using such workpieces |
US20110212614A1 (en) * | 2007-03-09 | 2011-09-01 | Micron Technology, Inc. | Microelectronic workpieces and method for manufacturing microelectronic devices using such workpieces |
US20130140067A1 (en) * | 2007-10-12 | 2013-06-06 | Elpida Memory, Inc. | Wafer or circuit board and joining structure of wafer or circuit board |
US20120124830A1 (en) * | 2007-12-11 | 2012-05-24 | Unimicron Technology Corp. | Process for fabricating circuit board |
US20120286416A1 (en) * | 2011-05-11 | 2012-11-15 | Tessera Research Llc | Semiconductor chip package assembly and method for making same |
US10062623B2 (en) | 2012-05-25 | 2018-08-28 | Lg Innotek Co., Ltd. | Semiconductor package substrate, package system using the same and method for manufacturing thereof |
WO2013176519A1 (en) * | 2012-05-25 | 2013-11-28 | Lg Innotek Co., Ltd. | Semiconductor package substrate, package system using the same and method for manufacturing thereof |
CN104810344A (en) * | 2014-01-29 | 2015-07-29 | 矽品精密工业股份有限公司 | Stack set, manufacturing method thereof and substrate structure |
US20170018475A1 (en) * | 2015-07-15 | 2017-01-19 | Chip Solutions, LLC | Semiconductor device and method |
US9922949B2 (en) | 2015-07-15 | 2018-03-20 | Chip Solutions, LLC | Semiconductor device and method |
US9941146B2 (en) * | 2015-07-15 | 2018-04-10 | Chip Solutions, LLC | Semiconductor device and method |
US9847244B2 (en) | 2015-07-15 | 2017-12-19 | Chip Solutions, LLC | Semiconductor device and method |
US10332775B2 (en) | 2015-07-15 | 2019-06-25 | Chip Solutions, LLC | Releasable carrier and method |
US10354907B2 (en) | 2015-07-15 | 2019-07-16 | Chip Solutions, LLC | Releasable carrier method |
US10586746B2 (en) | 2016-01-14 | 2020-03-10 | Chip Solutions, LLC | Semiconductor device and method |
CN107666770A (en) * | 2016-07-29 | 2018-02-06 | 鹏鼎控股(深圳)股份有限公司 | Has circuit board of weld pad and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI286372B (en) | 2007-09-01 |
US20060226544A1 (en) | 2006-10-12 |
US7081402B2 (en) | 2006-07-25 |
JP2005064498A (en) | 2005-03-10 |
US7485970B2 (en) | 2009-02-03 |
JP4682294B2 (en) | 2011-05-11 |
TW200507214A (en) | 2005-02-16 |
US20050037601A1 (en) | 2005-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7081402B2 (en) | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same | |
US7396753B2 (en) | Semiconductor package substrate having bonding pads with plated layer thereon and process of manufacturing the same | |
CN100342526C (en) | Semiconductor sealing baseplate structure of electric padding metal protective layer and producing method thereof | |
US20080041621A1 (en) | Circuit board structure and method for fabricating the same | |
US20060157852A1 (en) | Circuit barrier structure of semiconductor packaging substrate and method for fabricating the same | |
US7592706B2 (en) | Multi-layer circuit board with fine pitches and fabricating method thereof | |
US20080060838A1 (en) | Flip chip substrate structure and the method for manufacturing the same | |
US7705471B2 (en) | Conductive bump structure of circuit board and method for forming the same | |
US7820233B2 (en) | Method for fabricating a flip chip substrate structure | |
US8709940B2 (en) | Structure of circuit board and method for fabricating the same | |
US20070281464A1 (en) | Multi-layer circuit board with fine pitches and fabricating method thereof | |
US20090308652A1 (en) | Package substrate having double-sided circuits and fabrication method thereof | |
KR20110003453A (en) | Structure of circuit board and method for fabricating the same | |
US20060049516A1 (en) | Nickel/gold pad structure of semiconductor package and fabrication method thereof | |
JP2008004924A (en) | Manufacturing method of package substrate | |
US6838314B2 (en) | Substrate with stacked vias and fine circuits thereon, and method for fabricating the same | |
US7041591B1 (en) | Method for fabricating semiconductor package substrate with plated metal layer over conductive pad | |
US7216424B2 (en) | Method for fabricating electrical connections of circuit board | |
US8186043B2 (en) | Method of manufacturing a circuit board | |
US7033917B2 (en) | Packaging substrate without plating bar and a method of forming the same | |
US20070186413A1 (en) | Circuit board structure and method for fabricating the same | |
TWI224387B (en) | Semiconductor package substrate with protective layer on pads formed thereon and method for fabricating the same | |
US20090008135A1 (en) | Circuit substrate | |
US7807034B2 (en) | Manufacturing method of non-etched circuit board | |
TW592010B (en) | Method for fabricating patterned fine pitch circuit layer of semiconductor package substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |