US20060220212A1 - Stacked package for electronic elements - Google Patents
Stacked package for electronic elements Download PDFInfo
- Publication number
- US20060220212A1 US20060220212A1 US11/446,106 US44610606A US2006220212A1 US 20060220212 A1 US20060220212 A1 US 20060220212A1 US 44610606 A US44610606 A US 44610606A US 2006220212 A1 US2006220212 A1 US 2006220212A1
- Authority
- US
- United States
- Prior art keywords
- stud bumps
- substrate
- electronic
- chip
- electronic elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06565—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
Definitions
- the present invention relates to a package for electronic elements and packaging method more particularly to a stacked package for electronic elements and packaging method thereof.
- a process of packaging electronic elements also called electronic packaging, provides protection for the electronic element and further electrical connection between the electronic element and other external elements.
- the packaging process generally is a backend process in the semiconductor manufacturing, and therefore is not considered as important as the front-end process. However, the packaging process determines the size and the cost of the final product, which may also be of importance in the commercial success of the final product.
- MCP single chip package
- MCP multi chip package
- IC integrated chips mounted in the electronic package.
- MCM multi chip module
- MCP type package has become the main stream in the current field of electronic packaging because of several advantages such as a small size, low production costs, a high-density wiring and high performance. Further reducing the manufacturing cost and the size of the package has always been the goal of the research and development made by current package manufacturers.
- Flip-Chip (According to your following description, I think use flip-chip is better than bga) is used as external connection to achieve the electrical connection between the chips in the multi chip package.
- Such a type of electronic package needs a lot of processing steps such as mask forming, a photolithography process, sputtering, plating, and solder ball forming, which renders the whole process complex and increases the possibility of destabilizing it.
- the packaging costs are thereby increased.
- the vias of the chip serve as vertical conductive paths of the chip.
- a conductive material has to be filled respectively in the vias. The alignment of the conductive material and filling of the conductive material in the vias constitute a difficult operation, which possibly destabilizes the yield and not is workable in mass production.
- the stacked electronic package and packaging process of the invention electrically connects adjacent electronic elements by means of forming stud bumps and vias.
- a plurality of stud bumps is formed on a supporting surface of a substrate. At least one electronic element with a plurality of vias corresponding to the stud bumps is provided. The electronic element is mounted on the substrate such, that he stud bumps penetrate through the corresponding vias. Thereby, one electronic packaging unit is accomplished. A plurality of additional elements can be stacked in sequence on the electronic package similarly to the way described above. The locations of the stud bumps on each layer of electronic element can be changed according to the circuit design. For example, the stud bumps on the different electronic element may be or may not be aligned with one another. Thereby, a multi chip package (MCP) or multi chip module (MCM) package is accomplished.
- MCP multi chip package
- MCM multi chip module
- solder paste is further applied over an exposed surface of the stud bumps on the topmost electronic element, and then is re flowed to flow down through the vias along the stud bumps to securely connect the electronic elements.
- the solder paste is replaced with liquid conductive glue. In this case, a curing process is performed instead of the reflow process.
- An electronic package of the invention includes a substrate having a supporting surface on which a plurality of stud bumps is formed; and at least one element having a plurality of vias corresponding to the stud bumps.
- the vias are respectively aligned with the stud bumps that pass through the vias so that the electronic element is securely mounted on the substrate.
- the invention includes a solder paste flowing through the vias along the stud bumps.
- FIG. 1A to FIG. 1E are schematic views illustrating a process of packaging an electronic element according to a first embodiment of the invention.
- FIG. 2A to FIG. 2D are schematic views illustrating a process of packaging an electronic element according to a second embodiment of the invention.
- FIG. 1A to FIG. 1E show a process of forming a stacked electronic package according to one embodiment of the invention.
- a plurality of stud bumps 11 is formed on a supporting surface of a substrate 10 by using a stud bump forming process well known in the art.
- a first chip 20 with a plurality of vias 21 corresponding to the stud bumps 11 is provided.
- the first chip 20 is mounted on the substrate in such that the stud bumps penetrate through the corresponding vias 21 .
- the stud bumps 11 exceed the height of the vias 21 .
- the first chip 20 and the substrate 10 form a first electronic packaging unit. Referring to FIG.
- the first electronic packaging unit is used as a carrier for carrying another chip.
- a plurality of stud bumps 11 is formed on the first chip 20 of the first electronic packaging unit.
- a second chip 20 is placed on the first chip 20 of the first packaging unit.
- a third chip, fourth chip and so on are sequentially stacked on one another, as shown in FIG. 1E .
- the stud bumps 11 of different elements are aligned with one another.
- the locations of the stud bumps may be changed according to the circuit design. For example, the locations of the stud bumps of the additional chips may be not aligned with those of the first chip.
- FIG. 2A to FIG. 2D illustrate a process of packaging a stacked electronic package.
- a plurality of stud bumps 11 each having a height of about 300 micrometers, are formed on a supporting surface of a substrate 10 .
- four first chips 20 with a plurality of vias 21 corresponding to the stud bumps 11 are provided.
- Each stud bump 11 aligns with its corresponding vias 21 of each chip 20 .
- the chips 20 are placed on the substrate 10 in sequence, with a spacer 30 there between. Referring to FIG.
- a solder paste 31 is applied over the stud bumps on the exposed surface of the topmost chip 20 .
- a reflow process then is performed to allow the solder paste 31 to flow down through the vias 21 of the chips 20 along the stud bumps 11 .
- the chips 20 are fastened in series after the solder paste 31 is cured.
- solder paste can be replaced with conductive glue.
- Liquid conductive glue is applied over the stud bumps on the exposed surface of the topmost chip. The liquid conductive glue flows down through the vias of the chip along the stud bumps.
- the stud bumps are made of a highly electrical conductive material such as metallic material, for example gold, copper or aluminum.
- the chip can be a semiconductor chip made of Si, GeAs, InP or formed by an epitaxy process.
- the substrate is, for example, an organic substrate, a ceramic substrate, a glass substrate, a silicon substrate, or a GaAs substrate.
- the substrate of the stacked electronic package is electrically connected to an external carrier by means of a pin grid array package (PGA) process, a solder ball array process, a wire bonding, a flip chip bonding process, a tape automated bonding (TAB) process or through a lead frame.
- PGA pin grid array package
- TAB tape automated bonding
Abstract
A stacked package for electronic elements is provided, a plurality of stud bumps are formed on a substrate by means of a stud bump process to align with a plurality of vias of one provided electronic element. The stud bumps respectively pass through the vias and electrically connect the electronic element. Furthermore, additional electronic elements are stacked on the carrier according to a similar way to form a stacked electronic package.
Description
- This application is a Continuation Application of copending application Ser. No. 10/780,875 filed on Feb. 19, 2004, entitled “STACKED PACKAGE FOR ELECTRONIC ELEMENTS AND PACKAGING METHOD THEREOF”, which claims priority on Taiwanese application no. 92114246 filed in Taiwan on May 27, 2003, the entire contents of which are hereby incorporated by reference.
- 1. Field of Invention
- The present invention relates to a package for electronic elements and packaging method more particularly to a stacked package for electronic elements and packaging method thereof.
- 2. Related Art
- A process of packaging electronic elements, also called electronic packaging, provides protection for the electronic element and further electrical connection between the electronic element and other external elements. The packaging process generally is a backend process in the semiconductor manufacturing, and therefore is not considered as important as the front-end process. However, the packaging process determines the size and the cost of the final product, which may also be of importance in the commercial success of the final product.
- Conventionally, electronic packages are classified as a single chip package (SCP) type or a multi chip package (MCP) type, according to the amount of integrated chips (IC) mounted in the electronic package. The multi chip package further includes a multi chip module (MCM). MCP type package has become the main stream in the current field of electronic packaging because of several advantages such as a small size, low production costs, a high-density wiring and high performance. Further reducing the manufacturing cost and the size of the package has always been the goal of the research and development made by current package manufacturers.
- Usually, Flip-Chip (According to your following description, I think use flip-chip is better than bga) is used as external connection to achieve the electrical connection between the chips in the multi chip package. Such a type of electronic package needs a lot of processing steps such as mask forming, a photolithography process, sputtering, plating, and solder ball forming, which renders the whole process complex and increases the possibility of destabilizing it. The packaging costs are thereby increased. Furthermore, the vias of the chip serve as vertical conductive paths of the chip. A conductive material has to be filled respectively in the vias. The alignment of the conductive material and filling of the conductive material in the vias constitute a difficult operation, which possibly destabilizes the yield and not is workable in mass production.
- It is therefore an object of the invention to provide a stacked package of electronic element and a manufacturing method thereof that are simple to implement with reduced production costs.
- In order to achieve the above and other objectives, the stacked electronic package and packaging process of the invention electrically connects adjacent electronic elements by means of forming stud bumps and vias. Thereby, the number of mask forming steps, photolithography steps, sputtering or plating steps, which are conventionally necessary to form the solder balls and bumps, is greatly reduced.
- In the packaging process of the invention, a plurality of stud bumps is formed on a supporting surface of a substrate. At least one electronic element with a plurality of vias corresponding to the stud bumps is provided. The electronic element is mounted on the substrate such, that he stud bumps penetrate through the corresponding vias. Thereby, one electronic packaging unit is accomplished. A plurality of additional elements can be stacked in sequence on the electronic package similarly to the way described above. The locations of the stud bumps on each layer of electronic element can be changed according to the circuit design. For example, the stud bumps on the different electronic element may be or may not be aligned with one another. Thereby, a multi chip package (MCP) or multi chip module (MCM) package is accomplished. In the invention, a solder paste is further applied over an exposed surface of the stud bumps on the topmost electronic element, and then is re flowed to flow down through the vias along the stud bumps to securely connect the electronic elements. Alternatively, the solder paste is replaced with liquid conductive glue. In this case, a curing process is performed instead of the reflow process.
- An electronic package of the invention includes a substrate having a supporting surface on which a plurality of stud bumps is formed; and at least one element having a plurality of vias corresponding to the stud bumps. The vias are respectively aligned with the stud bumps that pass through the vias so that the electronic element is securely mounted on the substrate. Furthermore, the invention includes a solder paste flowing through the vias along the stud bumps.
- Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent from this detailed description to those skilled in the art.
- The present invention will become more fully understood from the detailed description given herein below illustration only, and is thus not limitative of the present invention:
-
FIG. 1A toFIG. 1E are schematic views illustrating a process of packaging an electronic element according to a first embodiment of the invention; and -
FIG. 2A toFIG. 2D are schematic views illustrating a process of packaging an electronic element according to a second embodiment of the invention. -
FIG. 1A toFIG. 1E show a process of forming a stacked electronic package according to one embodiment of the invention. Referring toFIG. 1A , a plurality ofstud bumps 11 is formed on a supporting surface of asubstrate 10 by using a stud bump forming process well known in the art. Referring toFIG. 1B , afirst chip 20 with a plurality ofvias 21 corresponding to thestud bumps 11 is provided. Referring toFIG. 1C , thefirst chip 20 is mounted on the substrate in such that the stud bumps penetrate through thecorresponding vias 21. Thestud bumps 11 exceed the height of thevias 21. Thereby, thefirst chip 20 and thesubstrate 10 form a first electronic packaging unit. Referring toFIG. 1D , the first electronic packaging unit is used as a carrier for carrying another chip. A plurality of stud bumps 11 is formed on thefirst chip 20 of the first electronic packaging unit. Asecond chip 20 is placed on thefirst chip 20 of the first packaging unit. A third chip, fourth chip and so on are sequentially stacked on one another, as shown inFIG. 1E . In this embodiment of the invention, the stud bumps 11 of different elements are aligned with one another. In other embodiments of the invention, the locations of the stud bumps may be changed according to the circuit design. For example, the locations of the stud bumps of the additional chips may be not aligned with those of the first chip. - Alternatively, a plurality of high stud bumps is formed on the supporting surface of the substrate. A plurality of chips is connected through single stud bumps.
FIG. 2A toFIG. 2D illustrate a process of packaging a stacked electronic package. Referring toFIG. 2A , a plurality of stud bumps 11, each having a height of about 300 micrometers, are formed on a supporting surface of asubstrate 10. Referring toFIG. 2B , fourfirst chips 20 with a plurality ofvias 21 corresponding to the stud bumps 11 are provided. Eachstud bump 11 aligns with its correspondingvias 21 of eachchip 20. Thechips 20 are placed on thesubstrate 10 in sequence, with aspacer 30 there between. Referring toFIG. 2C , asolder paste 31 is applied over the stud bumps on the exposed surface of thetopmost chip 20. Referring toFIG. 2D , a reflow process then is performed to allow thesolder paste 31 to flow down through thevias 21 of thechips 20 along the stud bumps 11. Thechips 20 are fastened in series after thesolder paste 31 is cured. - Alternatively, the solder paste can be replaced with conductive glue. Liquid conductive glue is applied over the stud bumps on the exposed surface of the topmost chip. The liquid conductive glue flows down through the vias of the chip along the stud bumps.
- In the invention, the stud bumps are made of a highly electrical conductive material such as metallic material, for example gold, copper or aluminum. The chip can be a semiconductor chip made of Si, GeAs, InP or formed by an epitaxy process. The substrate is, for example, an organic substrate, a ceramic substrate, a glass substrate, a silicon substrate, or a GaAs substrate. Furthermore, the substrate of the stacked electronic package is electrically connected to an external carrier by means of a pin grid array package (PGA) process, a solder ball array process, a wire bonding, a flip chip bonding process, a tape automated bonding (TAB) process or through a lead frame. Knowing the invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.
Claims (7)
1. A stacked package for electronic elements, comprising:
a substrate, having a supporting surface, wherein a plurality of stud bumps are formed on the supporting surface by a stud bump process and directly contact the supporting surface; and
an electronic element, having a plurality of vias corresponding to the stud bumps, wherein the vias are respectively aligned with the stud bumps to securely mount the electronic element on the substrate.
2. The stacked package for electronic elements of claim 1 , wherein the material of the stud bumps is a conductive metal.
3. The stacked package for electronic elements of claim 1 , wherein the material of the stud bumps is gold, copper or aluminum.
4. The stacked package for electronic elements of claim 1 , wherein the element is a silicon chip, a GaAs chip, an InP chip or an epitaxily-grown chip.
5. The stacked package for electronic elements of claim 1 , wherein the substrate is an organic substrate, a ceramic substrate, a glass substrate, a silicon substrate or a GaAs substrate.
6. The stacked package for electronic elements of claim 1 , wherein each of the stud bumps has a bottom wider than a width of the corresponding via.
7. The stacked package for electronic elements of claim 1 , wherein each of the stud bumps protrudes from a top surface of the electronic element.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/446,106 US20060220212A1 (en) | 2003-05-27 | 2006-06-05 | Stacked package for electronic elements |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW092114246A TWI231023B (en) | 2003-05-27 | 2003-05-27 | Electronic packaging with three-dimensional stack and assembling method thereof |
TW92114246 | 2003-05-27 | ||
US10/780,875 US7091592B2 (en) | 2003-05-27 | 2004-02-19 | Stacked package for electronic elements and packaging method thereof |
US11/446,106 US20060220212A1 (en) | 2003-05-27 | 2006-06-05 | Stacked package for electronic elements |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/780,875 Continuation US7091592B2 (en) | 2003-05-27 | 2004-02-19 | Stacked package for electronic elements and packaging method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060220212A1 true US20060220212A1 (en) | 2006-10-05 |
Family
ID=33448906
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/780,875 Expired - Lifetime US7091592B2 (en) | 2003-05-27 | 2004-02-19 | Stacked package for electronic elements and packaging method thereof |
US11/446,106 Abandoned US20060220212A1 (en) | 2003-05-27 | 2006-06-05 | Stacked package for electronic elements |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/780,875 Expired - Lifetime US7091592B2 (en) | 2003-05-27 | 2004-02-19 | Stacked package for electronic elements and packaging method thereof |
Country Status (2)
Country | Link |
---|---|
US (2) | US7091592B2 (en) |
TW (1) | TWI231023B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050269682A1 (en) * | 2004-05-11 | 2005-12-08 | Masanori Onodera | Carrier for stacked type semiconductor device and method of fabricating the same |
US20070181991A1 (en) * | 2006-01-20 | 2007-08-09 | Elpida Memory, Inc. | Stacked semiconductor device |
WO2009112272A1 (en) * | 2008-03-10 | 2009-09-17 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e. V. | Method for the production of a semiconductor-based circuit, and semiconductor-based circuit comprising a three-dimensional circuit topology |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7215018B2 (en) | 2004-04-13 | 2007-05-08 | Vertical Circuits, Inc. | Stacked die BGA or LGA component assembly |
US7245021B2 (en) * | 2004-04-13 | 2007-07-17 | Vertical Circuits, Inc. | Micropede stacked die component assembly |
US7705432B2 (en) * | 2004-04-13 | 2010-04-27 | Vertical Circuits, Inc. | Three dimensional six surface conformal die coating |
US7271496B2 (en) * | 2005-02-04 | 2007-09-18 | Stats Chippac Ltd. | Integrated circuit package-in-package system |
US7919844B2 (en) * | 2005-05-26 | 2011-04-05 | Aprolase Development Co., Llc | Tier structure with tier frame having a feedthrough structure |
US7768113B2 (en) * | 2005-05-26 | 2010-08-03 | Volkan Ozguz | Stackable tier structure comprising prefabricated high density feedthrough |
US7663232B2 (en) * | 2006-03-07 | 2010-02-16 | Micron Technology, Inc. | Elongated fasteners for securing together electronic components and substrates, semiconductor device assemblies including such fasteners, and accompanying systems |
US7605019B2 (en) * | 2006-07-07 | 2009-10-20 | Qimonda Ag | Semiconductor device with stacked chips and method for manufacturing thereof |
US7344959B1 (en) * | 2006-07-25 | 2008-03-18 | International Business Machines Corporation | Metal filled through via structure for providing vertical wafer-to-wafer interconnection |
US7952184B2 (en) * | 2006-08-31 | 2011-05-31 | Micron Technology, Inc. | Distributed semiconductor device methods, apparatus, and systems |
US7754532B2 (en) | 2006-10-19 | 2010-07-13 | Micron Technology, Inc. | High density chip packages, methods of forming, and systems including same |
US8598717B2 (en) | 2006-12-27 | 2013-12-03 | Spansion Llc | Semiconductor device and method for manufacturing the same |
US8723332B2 (en) * | 2007-06-11 | 2014-05-13 | Invensas Corporation | Electrically interconnected stacked die assemblies |
WO2008157779A2 (en) * | 2007-06-20 | 2008-12-24 | Vertical Circuits, Inc. | Three-dimensional circuitry formed on integrated circuit device using two- dimensional fabrication |
US20090014852A1 (en) * | 2007-07-11 | 2009-01-15 | Hsin-Hui Lee | Flip-Chip Packaging with Stud Bumps |
US8704379B2 (en) | 2007-09-10 | 2014-04-22 | Invensas Corporation | Semiconductor die mount by conformal die coating |
EP2075832B1 (en) | 2007-12-27 | 2010-09-15 | Imec | Method for aligning and bonding elements and a device comprising aligned and bonded elements |
EP2075828A1 (en) | 2007-12-27 | 2009-07-01 | Interuniversitair Microelektronica Centrum (IMEC) | Semiconductor device and a method for aligining and bonding a first and second element for the fabrication of a semiconductor device |
CN101999167B (en) | 2008-03-12 | 2013-07-17 | 伊文萨思公司 | Support mounted electrically interconnected die assembly |
US7838967B2 (en) * | 2008-04-24 | 2010-11-23 | Powertech Technology Inc. | Semiconductor chip having TSV (through silicon via) and stacked assembly including the chips |
US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
US7863159B2 (en) | 2008-06-19 | 2011-01-04 | Vertical Circuits, Inc. | Semiconductor die separation method |
JP5219908B2 (en) * | 2009-04-14 | 2013-06-26 | 株式会社ジャパンディスプレイイースト | Touch panel device |
CN102379038B (en) * | 2009-04-14 | 2014-07-30 | 株式会社藤仓 | Electronic device mounting structure and electronic device mounting method |
TWI570879B (en) * | 2009-06-26 | 2017-02-11 | 英維瑟斯公司 | Semiconductor assembly and die stack assembly |
WO2011056668A2 (en) | 2009-10-27 | 2011-05-12 | Vertical Circuits, Inc. | Selective die electrical insulation additive process |
TWI544604B (en) | 2009-11-04 | 2016-08-01 | 英維瑟斯公司 | Stacked die assembly having reduced stress electrical interconnects |
US8466543B2 (en) | 2010-05-27 | 2013-06-18 | International Business Machines Corporation | Three dimensional stacked package structure |
TWI422009B (en) | 2010-07-08 | 2014-01-01 | Nat Univ Tsing Hua | Multi-chip stacked structure |
US9190371B2 (en) | 2010-12-21 | 2015-11-17 | Moon J. Kim | Self-organizing network with chip package having multiple interconnection configurations |
US9570421B2 (en) | 2013-11-14 | 2017-02-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Stacking of multiple dies for forming three dimensional integrated circuit (3DIC) structure |
US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects |
US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack |
US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects |
US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation |
US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board |
US10886195B2 (en) | 2016-08-18 | 2021-01-05 | Intel Corporation | Systems and methods for improved through-silicon-vias |
US20180233485A1 (en) * | 2017-02-14 | 2018-08-16 | Nanya Technology Corporation | Semiconductor structure and manufacturing method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6188127B1 (en) * | 1995-02-24 | 2001-02-13 | Nec Corporation | Semiconductor packing stack module and method of producing the same |
US6297548B1 (en) * | 1998-06-30 | 2001-10-02 | Micron Technology, Inc. | Stackable ceramic FBGA for high thermal applications |
US20020017710A1 (en) * | 2000-08-04 | 2002-02-14 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, circuit board, and electronic equipment |
US20020036338A1 (en) * | 2000-09-28 | 2002-03-28 | Kabushiki Kaisha Toshiba | Stacked type semiconductor device |
US6577013B1 (en) * | 2000-09-05 | 2003-06-10 | Amkor Technology, Inc. | Chip size semiconductor packages with stacked dies |
US6642081B1 (en) * | 2002-04-11 | 2003-11-04 | Robert Patti | Interlocking conductor method for bonding wafers to produce stacked integrated circuits |
-
2003
- 2003-05-27 TW TW092114246A patent/TWI231023B/en not_active IP Right Cessation
-
2004
- 2004-02-19 US US10/780,875 patent/US7091592B2/en not_active Expired - Lifetime
-
2006
- 2006-06-05 US US11/446,106 patent/US20060220212A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6188127B1 (en) * | 1995-02-24 | 2001-02-13 | Nec Corporation | Semiconductor packing stack module and method of producing the same |
US6297548B1 (en) * | 1998-06-30 | 2001-10-02 | Micron Technology, Inc. | Stackable ceramic FBGA for high thermal applications |
US20020017710A1 (en) * | 2000-08-04 | 2002-02-14 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, circuit board, and electronic equipment |
US6577013B1 (en) * | 2000-09-05 | 2003-06-10 | Amkor Technology, Inc. | Chip size semiconductor packages with stacked dies |
US20020036338A1 (en) * | 2000-09-28 | 2002-03-28 | Kabushiki Kaisha Toshiba | Stacked type semiconductor device |
US6642081B1 (en) * | 2002-04-11 | 2003-11-04 | Robert Patti | Interlocking conductor method for bonding wafers to produce stacked integrated circuits |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050269682A1 (en) * | 2004-05-11 | 2005-12-08 | Masanori Onodera | Carrier for stacked type semiconductor device and method of fabricating the same |
US7285848B2 (en) * | 2004-05-11 | 2007-10-23 | Spansion Llc | Carrier for stacked type semiconductor device and method of fabricating the same |
US7642637B2 (en) | 2004-05-11 | 2010-01-05 | Spansion Llc | Carrier for stacked type semiconductor device and method of fabricating the same |
US20070181991A1 (en) * | 2006-01-20 | 2007-08-09 | Elpida Memory, Inc. | Stacked semiconductor device |
US7531905B2 (en) * | 2006-01-20 | 2009-05-12 | Elpida Memory, Inc. | Stacked semiconductor device |
WO2009112272A1 (en) * | 2008-03-10 | 2009-09-17 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e. V. | Method for the production of a semiconductor-based circuit, and semiconductor-based circuit comprising a three-dimensional circuit topology |
DE102008038946A1 (en) * | 2008-03-10 | 2009-09-24 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | A method of fabricating a semiconductor-based circuit and semiconductor circuit-based circuit having a three-dimensional circuit topology |
Also Published As
Publication number | Publication date |
---|---|
TW200427041A (en) | 2004-12-01 |
US20040238933A1 (en) | 2004-12-02 |
US7091592B2 (en) | 2006-08-15 |
TWI231023B (en) | 2005-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7091592B2 (en) | Stacked package for electronic elements and packaging method thereof | |
US8501541B2 (en) | Semiconductor device and method of conforming conductive vias between insulating layers in saw streets | |
US7242081B1 (en) | Stacked package structure | |
CN101593734B (en) | Flip-chip package and semiconductor chip package | |
US6444563B1 (en) | Method and apparatus for extending fatigue life of solder joints in a semiconductor device | |
US7923295B2 (en) | Semiconductor device and method of forming the device using sacrificial carrier | |
US8878361B2 (en) | Leadless package system having external contacts | |
US7656043B2 (en) | Semiconductor package and method for manufacturing the same | |
US20070257348A1 (en) | Multiple chip package module and method of fabricating the same | |
US9034696B2 (en) | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation | |
CN102420180A (en) | Semiconductor device and manufacturing method thereof | |
US10325880B2 (en) | Hybrid 3D/2.5D interposer | |
US9023691B2 (en) | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation | |
US20090243069A1 (en) | Integrated circuit package system with redistribution | |
CN102468197A (en) | Semiconductor device and method of forming flipchip interconnect structure | |
US20090189296A1 (en) | Flip chip quad flat non-leaded package structure and manufacturing method thereof and chip package structure | |
US7339275B2 (en) | Multi-chips semiconductor device assemblies and methods for fabricating the same | |
US6855573B2 (en) | Integrated circuit package and manufacturing method therefor with unique interconnector | |
US20030132519A1 (en) | Array structure of solder balls able to control collapse | |
TW200901396A (en) | Semiconductor device package having chips | |
US20130256915A1 (en) | Packaging substrate, semiconductor package and fabrication method thereof | |
WO2015009702A1 (en) | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation | |
CN219642831U (en) | Packaging structure | |
US20020135059A1 (en) | Chip packaging structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |