US20060103019A1 - Socket grid array - Google Patents
Socket grid array Download PDFInfo
- Publication number
- US20060103019A1 US20060103019A1 US11/302,589 US30258905A US2006103019A1 US 20060103019 A1 US20060103019 A1 US 20060103019A1 US 30258905 A US30258905 A US 30258905A US 2006103019 A1 US2006103019 A1 US 2006103019A1
- Authority
- US
- United States
- Prior art keywords
- pcb
- projections
- mounting surface
- sockets
- solder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- E—FIXED CONSTRUCTIONS
- E04—BUILDING
- E04H—BUILDINGS OR LIKE STRUCTURES FOR PARTICULAR PURPOSES; SWIMMING OR SPLASH BATHS OR POOLS; MASTS; FENCING; TENTS OR CANOPIES, IN GENERAL
- E04H4/00—Swimming or splash baths or pools
- E04H4/12—Devices or arrangements for circulating water, i.e. devices for removal of polluted water, cleaning baths or for water treatment
- E04H4/1209—Treatment of water for swimming pools
-
- C—CHEMISTRY; METALLURGY
- C02—TREATMENT OF WATER, WASTE WATER, SEWAGE, OR SLUDGE
- C02F—TREATMENT OF WATER, WASTE WATER, SEWAGE, OR SLUDGE
- C02F1/00—Treatment of water, waste water, or sewage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- C—CHEMISTRY; METALLURGY
- C02—TREATMENT OF WATER, WASTE WATER, SEWAGE, OR SLUDGE
- C02F—TREATMENT OF WATER, WASTE WATER, SEWAGE, OR SLUDGE
- C02F2103/00—Nature of the water, waste water, sewage or sludge to be treated
- C02F2103/42—Nature of the water, waste water, sewage or sludge to be treated from bathing facilities, e.g. swimming pools
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/81139—Guiding structures on the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0367—Metallic bump or raised conductor not used as solder bump
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09745—Recess in conductor, e.g. in pad or in metallic substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/16—Inspection; Monitoring; Aligning
- H05K2203/167—Using mechanical means for positioning, alignment or registration, e.g. using rod-in-hole alignment
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Water Supply & Treatment (AREA)
- Manufacturing & Machinery (AREA)
- Architecture (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Life Sciences & Earth Sciences (AREA)
- Structural Engineering (AREA)
- Hydrology & Water Resources (AREA)
- Environmental & Geological Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Organic Chemistry (AREA)
- Civil Engineering (AREA)
- Wire Bonding (AREA)
- Connecting Device With Holders (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
Assembly methods and semiconductor device assemblies are disclosed in which corresponding IC sockets and PCB projections are used for alignment and bond formation between IC and PCB components of a completed assembly, for example, a BGA. Embodiments of the invention further provide the capability of disassembly and reassembly.
Description
- The invention relates to semiconductor devices and integrated circuits (ICs). More particularly, it relates to new socket grid array devices and methods for assembling the same.
- Semiconductor devices are subject to many competing design goals. When considering resin encapsulated semiconductor devices in terms of mounting approaches, packaged devices may be roughly classified into the pin insertion type and the surface mount type. Since it is very often desirable to minimize the profile of electronic apparatus, surface mount semiconductor devices are often preferred, such as for example, ball grid array (BGA) devices. BGAs are commonly used in applications requiring high-density surface-mounted devices. BGAs known in the arts are generally assembled by affixing an integrated circuit (IC) device to a printed circuit board (PCB). The BGA and PCB have corresponding contact points, or bond pads. The components are aligned, typically using sophisticated optical aligning tools, and solder balls pre-positioned at the contact points are reflowed. Obtaining the precise alignment necessary to properly position the corresponding contact points on the BGA and PCB presents a serious challenge. When completed, the BGA/PCB assembly solder joints are typically “blind,” that is, they are not readily accessible for visual inspection. Due to the blind solder joints, trouble-shooting an assembly often requires specialized tools such as x-ray equipment or fiber-optic equipped “BGA microscopes”. Due to the complexity of the devices, it is sometimes desirable to remove a BGA device from a PCB for independent testing or replacement. Removal and replacement are made difficult by the same type alignment and soldering constraints as encountered in assembly.
- Due to these and other problems, improved alignment techniques, accessibility, replaceability, and increasingly robust and durable devices are desirable in the arts.
- In carrying out the principles of the present invention, in accordance with preferred embodiments thereof, methods and devices of the invention provide sockets and projections facilitating alignment and attachment of an IC to a PCB.
- According to one aspect of the invention, a method of assembling a semiconductor device includes a step of providing a plurality of sockets on the mounting surface of a IC device and corresponding projections on the mounting surface of a PCB. In a further step, the IC device and the PCB are positioned with corresponding sockets and projections in alignment. The IC is then affixed to the PCB.
- According to an additional aspect of the invention, a semiconductor device assembled according to preferred embodiments of the invention may be disassembled by a step of detaching the IC from the PCB.
- According to a further aspect of the invention, a step of reaffixing a detached IC to the PCB may be performed.
- According to still another aspect of the invention, an embodiment of a semiconductor assembly includes an IC having a plurality of metallic sockets arrayed on a mounting surface. The semiconductor assembly also includes a PCB having a plurality of metallic projections arrayed on a mounting surface. The PCB and IC are positioned so that some of the sockets adjoin some of the projections, and solder joints couple the adjoining IC sockets and PCB projections.
- According to a further aspect of the invention, solder joints coupling the IC and PCB are designed to be readily detachable.
- Preferred embodiments of the invention are disclosed include use in BGA assemblies.
- The invention provides technical advantages including but not limited to providing semiconductor device assemblies and methods having readily aligned bonding surfaces and robust, removable, and replaceable, solder joints. These and other features, advantages, and benefits of the present invention can be understood by one of ordinary skill in the art upon careful consideration of the detailed description of representative embodiments of the invention in connection with the accompanying drawings.
- The present invention will be more clearly understood from consideration of the following detailed description and drawings in which:
-
FIG. 1 is a cut away partial side view of an example of a PCB according to a preferred embodiment of the invention; -
FIG. 2 is a cut away partial side view of a PCB with solder added, further illustrating an example of a preferred embodiment of the invention; -
FIG. 3 is a cut away partial side view of an example of a PCB and a BGA according to a preferred embodiment of the invention; -
FIG. 4 is a cut away partial side view of a BGA affixed to a PCB further illustrating an example of a preferred embodiment of the invention; -
FIG. 5 is a cut away partial side view of an example of a PCB according to an example of an alternative embodiment of the invention; -
FIG. 6 is a cut away partial side view of a PCB and a BGA according to an example of an alternative embodiment of the invention; -
FIG. 7 is a cut away partial side view of a BGA affixed to a PCB further illustrating an example of an alternative embodiment of the invention; -
FIG. 8 is a cut away partial side view of a PCB with solder added, further illustrating an example of an alternative embodiment of the invention; -
FIG. 9 is a cut away partial side view of a PCB and a BGA according to an example of an alternative embodiment of the invention; and -
FIG. 10 is a cut away partial side view of a BGA affixed to a PCB further illustrating an example of an alternative embodiment of the invention. - References in the detailed description correspond to the references in the figures unless otherwise noted. Descriptive and directional terms used in the written description such as first, second, top, bottom, side, etc., refer to the drawings themselves as laid out on the paper and not to physical limitations of the invention unless specifically noted. The drawings are not to scale, and some features of embodiments shown and discussed are simplified or amplified for illustrating the principles, features, and advantages of the invention.
- In general, the methods and apparatus of the invention provide improved semiconductor device assemblies such as, for example, BGAs.
- Now referring first to
FIG. 1 , exemplary embodiments of the invention and steps in their assembly are shown in partial cross section. A printed circuit board (PCB) 10 is shown. The PCB 10 has asurface 12 for mounting an IC. Typically, themounting surface 12 has numerousmetal contact points 14 designed for making electrical connections with a mounted device. - Now referring primarily to
FIG. 2 , a cross section of a portion of aPCB 10 is shown exhibiting a further step in the assembly of a semiconductor device according to a preferred embodiment of the invention.Numerous projections 16 are attached to thecontact points 14. Theprojections 16 are metallic, for example, preferably copper, aluminum, gold, or one or metals or alloys selected for their conductivity and amenability to soldering. Theprojections 16 may be made usingindividual nodes 15 of metal, in this example generally hemispherical in shape. Preferably, ifindividual nodes 15 are used, they are positioned using pick-and-place procedures familiar in the arts. Thenodes 15 are preferably attached to thecontact points 14 withsolder 17, although adhesive such as epoxy may also be used, to form a completedprojection 16. Ifsolder 17 is used,high temperature solder 17 is preferred. Although theprojections 16 appear as single units in the drawings, it should be understood that they may be also constructed of multiple metallic layers. The projections may alternatively be formed in place on the contact points using masking, deposition, and etching techniques known in the arts. -
FIG. 3 exhibits aPCB 10 cross section with aIC 18, also shown in cross section, positioned with amounting surface 20 adjacent to themounting surface 12 of thePCB 10. The IC 18 hasnumerous contact points 22 on itsmounting surface 20. Preferably, thecontact points 22 are positioned in alignment with thecontact points 14 of thePCB 10. As shown in the preferred embodiment, thecontact points 22 each have asocket 24. Thesockets 24 are configured for receiving theprojections 16 of thePCB 10, and for the disposition ofsolder 26 in between. Thesockets 24 are preferably formed by patterning, etching, and deposition processes known in the arts, but may also be drilled or punched into the contact points 22. - A partial cross section view of a
semiconductor device assembly 28 according to an example of a preferred embodiment of the invention is shown inFIG. 4 . TheIC 18 is shown affixed to thePCB 10 with the contact points 14, 22, of their adjacent mounting surfaces, 12, 20, in alignment. According to the methods of the invention, theprojections 16 andsockets 24 are preferably used to ensure correct alignment, either with or without the assistance of optical alignment tools known in the arts. When thesockets 24 andprojections 16 are in alignment, thesolder 26 placed in between is reflowed and allowed to harden forming a mechanically secure and electrically conductive bond. In the presently preferred embodiment of the invention,low temperature solder 26 is used. The use oflow temperature solder 26 permits the disassembly of thesemiconductor device assembly 28 shown inFIG. 4 into theseparate IC 18 and PCB components shown inFIG. 3 by reflowing the low temperature thesolder 26 without reflowing thehigher temperature solder 17. - Now referring primarily to
FIG. 5 , exemplary alternative embodiments of the invention and steps in the assembly of semiconductor devices according to the invention are shown in partial cross section. A printed circuit board (PCB) 10 is shown. ThePCB 10 has asurface 12 for mounting an IC. The mountingsurface 12 has numerous metal contact points 14 for making electrical connections with a mounted device. In this embodiment of the invention, the contact points 14 includeprojections 16. Thenumerous projections 16 integral portions of the contact points 14, preferably copper other metal selected for PCB use for good for conductivity and soldering characteristics. As mentioned above, theprojections 16 may be constructed of multiple metallic layers formed on the contact points 14 using masking, deposition, and etching techniques known in the arts. -
FIG. 6 exhibits aPCB 10 cross section with aIC 18, also shown in cross section, positioned with a mountingsurface 20 adjacent to the mountingsurface 12 of thePCB 10. TheIC 18 has numerous contact points 22 on its mountingsurface 20. Preferably, the contact points 22 are positioned in alignment with the contact points 14 of thePCB 10. As shown in the preferred embodiment, the contact points 22 each have asocket 24. Thesockets 24 are configured for receiving theprojections 16 of thePCB 10.Solder 26 is positioned in thesockets 24. -
FIG. 7 illustrates a partial cross section view of asemiconductor device assembly 30 according to an example of an alternative embodiment of the invention. TheIC 18 is shown affixed to thePCB 10 with the contact points 14, 22, of their adjacent mounting surfaces, 12, 20, aligned. Using the methods of the invention, theprojections 16 andsockets 24 are preferably used to ensure correct alignment, either with or without the assistance of optical alignment tools known in the arts. When thesockets 24 andprojections 22 are in alignment, thesolder 26 is reflowed and allowed to harden forming a mechanically secure and electrically conductive bond. It should be noted that the disassembly of theassembly 30 ofFIG. 7 may be accomplished by again reflowing thesolder 26 separating theconstituent PCB 10 andIC 18 components as shown inFIG. 6 . - Now referring to
FIG. 8 , another example of alternative embodiments of the invention is described. APCB 10 as shown initially inFIG. 1 includesprojections 16 added to contactpoints 14 by the attachment of solder balls. The term “solder balls” as used in the arts refers to nodules of solder, which are often not ball-shaped. - In
FIG. 9 , thePCB 10 ofFIG. 8 is shown with aIC 18 positioned with the mountingsurface 20 adjacent to the mountingsurface 12 of thePCB 10. Preferably, the contact points 22, 14 of theIC 18 andPCB 10 are positioned in alignment. The contact points 22 of theIC 18 each have asocket 24. Thesockets 24 are configured for receiving thesolder ball projections 16 of thePCB 10. - A partial cross section view of a completed
semiconductor device assembly 32 according to an alternative example of an embodiment of the invention is shown inFIG. 10 . TheIC 18 is shown affixed to thePCB 10 with the contact points 14, 22, of their adjacent mounting surfaces, 12, 20, aligned. Using the methods of the invention, theprojections 16 andsockets 24 are preferably used to ensure correct alignment, either with or without the assistance of optical alignment tools known in the arts. When thesockets 24 andprojections 16 are in alignment, thesolder ball projections 16 are reflowed and allowed to harden forming a mechanically secure and electrically conductive bond. Disassembly of thesemiconductor device assembly 32 of may be accomplished by again reflowing thesolder ball projections 16, separating theconstituent PCB 10 andIC 18 components as shown inFIG. 9 . - Thus, the invention provides reliable removable and replaceable solder joints for joining an IC to a PCB. The methods and devices of the invention provide advantages including facilitation of alignment during assembly and reassembly. While the invention has been described with reference to certain illustrative embodiments, the methods and apparatus described are not intended to be construed in a limited sense. Various modifications and combinations of the illustrative embodiments as well as other advantages and embodiments of the invention will be apparent to persons skilled in the art upon reference to the description and claims.
Claims (13)
1. A method of assembling a semiconductor device comprising the steps of:
providing a plurality of sockets on the mounting surface of an IC;
providing a plurality of projections on the mounting surface of a PCB;
positioning the IC and the PCB such that a plurality of the sockets and a plurality of the projections are in alignment; and
affixing the IC to the PCB whereby the aligned sockets and projections maintain the proper positioning of the IC and the PCB.
2. A method according to claim 1 further comprising the step of subsequently detaching the IC from the PCB.
3. A method according to claim 2 further comprising the step of subsequently reaffixing the IC to the PCB.
4. A method according to claim 1 wherein the step of affixing the IC to the PCB further comprises the step of reflowing solder there-between.
5. A method according to claim 1 wherein the step of providing projections on the mounting surface of the PCB further comprises a step of applying high melting point solder to selected locations on the PCB.
6. A method according to claim 1 wherein the step of providing projections on the mounting surface of the PCB further comprises a step of attaching metallic projections to selected locations on the PCB.
7. A method according to claim 1 wherein the step of providing projections on the mounting surface of the PCB further comprises a step of attaching metallic projections to selected locations on the PCB using high melting point solder.
8. A method according to claim 1 wherein the step of affixing the IC to the PCB further comprises a step of applying low melting point solder to the sockets of the IC.
9. A method according to claim 8 further comprising the step of subsequently detaching the IC from the PCB by reflowing the low melting point solder.
10. A method according to claim 1 wherein the step of providing a plurality of sockets on the mounting surface of the IC further comprises steps of patterning and etching selected locations on the mounting surface.
11. A method according to claim 1 wherein the step of providing a plurality of sockets on the mounting surface of the IC further comprises a step of drilling selected locations on the mounting surface.
12. A method according to claim 1 wherein the step of providing a plurality of sockets on the mounting surface of the IC further comprises a step of punching selected locations on the mounting surface.
13-24. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/302,589 US20060103019A1 (en) | 2004-02-05 | 2005-12-13 | Socket grid array |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/772,960 US7005742B2 (en) | 2004-02-05 | 2004-02-05 | Socket grid array |
US11/302,589 US20060103019A1 (en) | 2004-02-05 | 2005-12-13 | Socket grid array |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/722,960 Division US20050118308A1 (en) | 2003-11-28 | 2003-11-28 | Personal, mixed salad container |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060103019A1 true US20060103019A1 (en) | 2006-05-18 |
Family
ID=34826687
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/772,960 Expired - Lifetime US7005742B2 (en) | 2004-02-05 | 2004-02-05 | Socket grid array |
US11/302,589 Abandoned US20060103019A1 (en) | 2004-02-05 | 2005-12-13 | Socket grid array |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/772,960 Expired - Lifetime US7005742B2 (en) | 2004-02-05 | 2004-02-05 | Socket grid array |
Country Status (3)
Country | Link |
---|---|
US (2) | US7005742B2 (en) |
KR (1) | KR20060041683A (en) |
TW (1) | TW200537566A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7846775B1 (en) * | 2005-05-23 | 2010-12-07 | National Semiconductor Corporation | Universal lead frame for micro-array packages |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7005742B2 (en) * | 2004-02-05 | 2006-02-28 | Texas Instruments Incorporated | Socket grid array |
JP4183199B2 (en) * | 2005-12-28 | 2008-11-19 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Semiconductor package and manufacturing method thereof |
US8007288B2 (en) * | 2009-09-25 | 2011-08-30 | Ge Inspection Technologies, Lp. | Apparatus for connecting a multi-conductor cable to a pin grid array connector |
JP2016167544A (en) * | 2015-03-10 | 2016-09-15 | ソニー株式会社 | Electronic component, electronic component mounting board and mounting method of electronic component |
CN107908985B (en) * | 2017-10-24 | 2021-03-16 | 天津大学 | PCB (printed Circuit Board) level protection method and structure for ensuring communication of integrated circuit chip |
EP3793336A1 (en) * | 2019-09-10 | 2021-03-17 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Connection arrangement, component carrier and method of forming a component carrier structure |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5542174A (en) * | 1994-09-15 | 1996-08-06 | Intel Corporation | Method and apparatus for forming solder balls and solder columns |
US5591941A (en) * | 1993-10-28 | 1997-01-07 | International Business Machines Corporation | Solder ball interconnected assembly |
US5628919A (en) * | 1993-12-13 | 1997-05-13 | Matsushita Electric Industrial Co., Ltd. | Methods for producing a chip carrier and terminal electrode for a circuit substrate |
US5956606A (en) * | 1997-10-31 | 1999-09-21 | Motorola, Inc. | Method for bumping and packaging semiconductor die |
US6041495A (en) * | 1997-06-24 | 2000-03-28 | Samsung Electronics Co., Ltd. | Method of manufacturing a circuit board having metal bumps and a semiconductor device package comprising the same |
US6084781A (en) * | 1996-11-05 | 2000-07-04 | Micron Electronics, Inc. | Assembly aid for mounting packaged integrated circuit devices to printed circuit boards |
US6176008B1 (en) * | 1997-12-24 | 2001-01-23 | Nec Corporation | Jig for mounting fine metal balls |
US6330166B1 (en) * | 1998-09-29 | 2001-12-11 | Denso Corporation | Electronic-component mounting structure |
US6408511B1 (en) * | 2000-08-21 | 2002-06-25 | National Semiconductor, Inc. | Method of creating an enhanced BGA attachment in a low-temperature co-fired ceramic (LTCC) substrate |
US6410861B1 (en) * | 1999-12-03 | 2002-06-25 | Motorola, Inc. | Low profile interconnect structure |
US6624512B2 (en) * | 2001-12-18 | 2003-09-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device and printed wired board for mounting the same |
US6735857B2 (en) * | 2000-08-18 | 2004-05-18 | Kabushiki Kaisha Toshiba | Method of mounting a BGA |
US6839961B2 (en) * | 1998-09-03 | 2005-01-11 | Micron Technology, Inc. | Methods of bonding solder balls to bond pads on a substrate, and bonding frames |
US6861761B2 (en) * | 2002-12-31 | 2005-03-01 | Advanced Semiconductor Engineering Inc. | Multi-chip stack flip-chip package |
US7005742B2 (en) * | 2004-02-05 | 2006-02-28 | Texas Instruments Incorporated | Socket grid array |
US7086147B2 (en) * | 2001-04-30 | 2006-08-08 | International Business Machines Corporation | Method of accommodating in volume expansion during solder reflow |
US7159309B2 (en) * | 2001-09-19 | 2007-01-09 | Fujitsu Limited | Method of mounting electronic component on substrate without generation of voids in bonding material |
US7162795B2 (en) * | 2000-10-30 | 2007-01-16 | Sun Microsystems, Inc. | Power distribution system with a dedicated power structure and a high performance voltage regulator |
US7167373B1 (en) * | 2004-03-08 | 2007-01-23 | Virtium Technology, Inc. | Stacking multiple devices using flexible circuit |
US7234218B2 (en) * | 2005-03-08 | 2007-06-26 | International Business Machines Corporation | Method for separating electronic component from organic board |
US7249411B2 (en) * | 2002-09-26 | 2007-07-31 | Fci Americas Technology, Inc. | Methods for mounting surface-mounted electrical components |
US7334323B2 (en) * | 2005-07-11 | 2008-02-26 | Endicott Interconnect Technologies, Inc. | Method of making mutilayered circuitized substrate assembly having sintered paste connections |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10275662A (en) * | 1997-03-26 | 1998-10-13 | Whitaker Corp:The | Electrical connection method between a pair of substrates, electrical connection structure, electric connector, and electronic circuit module |
-
2004
- 2004-02-05 US US10/772,960 patent/US7005742B2/en not_active Expired - Lifetime
-
2005
- 2005-02-03 TW TW094103439A patent/TW200537566A/en unknown
- 2005-02-04 KR KR1020050010306A patent/KR20060041683A/en not_active Application Discontinuation
- 2005-12-13 US US11/302,589 patent/US20060103019A1/en not_active Abandoned
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5591941A (en) * | 1993-10-28 | 1997-01-07 | International Business Machines Corporation | Solder ball interconnected assembly |
US5628919A (en) * | 1993-12-13 | 1997-05-13 | Matsushita Electric Industrial Co., Ltd. | Methods for producing a chip carrier and terminal electrode for a circuit substrate |
US5542174A (en) * | 1994-09-15 | 1996-08-06 | Intel Corporation | Method and apparatus for forming solder balls and solder columns |
US6084781A (en) * | 1996-11-05 | 2000-07-04 | Micron Electronics, Inc. | Assembly aid for mounting packaged integrated circuit devices to printed circuit boards |
US6041495A (en) * | 1997-06-24 | 2000-03-28 | Samsung Electronics Co., Ltd. | Method of manufacturing a circuit board having metal bumps and a semiconductor device package comprising the same |
US5956606A (en) * | 1997-10-31 | 1999-09-21 | Motorola, Inc. | Method for bumping and packaging semiconductor die |
US6176008B1 (en) * | 1997-12-24 | 2001-01-23 | Nec Corporation | Jig for mounting fine metal balls |
US6839961B2 (en) * | 1998-09-03 | 2005-01-11 | Micron Technology, Inc. | Methods of bonding solder balls to bond pads on a substrate, and bonding frames |
US6330166B1 (en) * | 1998-09-29 | 2001-12-11 | Denso Corporation | Electronic-component mounting structure |
US6410861B1 (en) * | 1999-12-03 | 2002-06-25 | Motorola, Inc. | Low profile interconnect structure |
US6735857B2 (en) * | 2000-08-18 | 2004-05-18 | Kabushiki Kaisha Toshiba | Method of mounting a BGA |
US6408511B1 (en) * | 2000-08-21 | 2002-06-25 | National Semiconductor, Inc. | Method of creating an enhanced BGA attachment in a low-temperature co-fired ceramic (LTCC) substrate |
US7162795B2 (en) * | 2000-10-30 | 2007-01-16 | Sun Microsystems, Inc. | Power distribution system with a dedicated power structure and a high performance voltage regulator |
US7086147B2 (en) * | 2001-04-30 | 2006-08-08 | International Business Machines Corporation | Method of accommodating in volume expansion during solder reflow |
US7159309B2 (en) * | 2001-09-19 | 2007-01-09 | Fujitsu Limited | Method of mounting electronic component on substrate without generation of voids in bonding material |
US6624512B2 (en) * | 2001-12-18 | 2003-09-23 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device and printed wired board for mounting the same |
US7249411B2 (en) * | 2002-09-26 | 2007-07-31 | Fci Americas Technology, Inc. | Methods for mounting surface-mounted electrical components |
US6861761B2 (en) * | 2002-12-31 | 2005-03-01 | Advanced Semiconductor Engineering Inc. | Multi-chip stack flip-chip package |
US7005742B2 (en) * | 2004-02-05 | 2006-02-28 | Texas Instruments Incorporated | Socket grid array |
US7167373B1 (en) * | 2004-03-08 | 2007-01-23 | Virtium Technology, Inc. | Stacking multiple devices using flexible circuit |
US7234218B2 (en) * | 2005-03-08 | 2007-06-26 | International Business Machines Corporation | Method for separating electronic component from organic board |
US7334323B2 (en) * | 2005-07-11 | 2008-02-26 | Endicott Interconnect Technologies, Inc. | Method of making mutilayered circuitized substrate assembly having sintered paste connections |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7846775B1 (en) * | 2005-05-23 | 2010-12-07 | National Semiconductor Corporation | Universal lead frame for micro-array packages |
Also Published As
Publication number | Publication date |
---|---|
TW200537566A (en) | 2005-11-16 |
US20050173795A1 (en) | 2005-08-11 |
KR20060041683A (en) | 2006-05-12 |
US7005742B2 (en) | 2006-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6224392B1 (en) | Compliant high-density land grid array (LGA) connector and method of manufacture | |
US20060103019A1 (en) | Socket grid array | |
US6940361B1 (en) | Self-aligned transition between a transmission line and a module | |
US7199309B2 (en) | Structure for repairing or modifying surface connections on circuit boards | |
US5668405A (en) | Semiconductor device with a film carrier tape | |
US5819401A (en) | Metal constrained circuit board side to side interconnection technique | |
US6862190B2 (en) | Adapter for plastic-leaded chip carrier (PLCC) and other surface mount technology (SMT) chip carriers | |
US7660129B2 (en) | Printed circuit board, solder connection structure and method between printed circuit board and flexible printed circuit board | |
US20040029411A1 (en) | Compliant interconnect assembly | |
EP1207727A2 (en) | Compliant laminate connector | |
US8431831B2 (en) | Bond strength and interconnection in a via | |
KR20070039570A (en) | Micro-castellated interposer | |
JP2005512335A (en) | Ball grid array package | |
US5881453A (en) | Method for mounting surface mount devices to a circuit board | |
US6924556B2 (en) | Stack package and manufacturing method thereof | |
US20070126118A1 (en) | Mounting flexible circuits onto integrated circuit substrates | |
WO2000005936A1 (en) | Hybrid solder ball and pin grid array circuit board interconnect system and method | |
EP0685990B1 (en) | Apparatus for mounting electrical devices to a circuit board | |
KR20020090908A (en) | Self-adhering chip | |
US20080295323A1 (en) | Circuit board assembly and method of manufacturing the same | |
US6430047B2 (en) | Standardized test board for testing custom chips | |
US6472611B1 (en) | Conductive pedestal on pad for leadless chip carrier (LCC) standoff | |
JP3309099B2 (en) | Connection method between circuit board and surface mount LSI | |
US7972178B2 (en) | High density connector for interconnecting fine pitch circuit packaging structures | |
JP6064440B2 (en) | Electronic device, method for manufacturing electronic device, and unit testing method for electronic component |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |