US20060081583A1 - Method and process of contact to a heat softened solder ball array - Google Patents
Method and process of contact to a heat softened solder ball array Download PDFInfo
- Publication number
- US20060081583A1 US20060081583A1 US11/265,610 US26561005A US2006081583A1 US 20060081583 A1 US20060081583 A1 US 20060081583A1 US 26561005 A US26561005 A US 26561005A US 2006081583 A1 US2006081583 A1 US 2006081583A1
- Authority
- US
- United States
- Prior art keywords
- solder
- temperature
- substrate
- array
- insert
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/005—Soldering by means of radiant energy
- B23K1/0053—Soldering by means of radiant energy soldering by means of I.R.
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/012—Soldering with the use of hot gas
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
- G01R1/0433—Sockets for IC's or transistors
- G01R1/0483—Sockets for un-leaded IC's having matrix type contact fields, e.g. BGA or PGA devices; Sockets for unpackaged, naked chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2863—Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81052—Detaching bump connectors, e.g. after testing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8121—Applying energy for connecting using a reflow oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8122—Applying energy for connecting with energy being in the form of electromagnetic radiation
- H01L2224/8123—Polychromatic or infrared lamp heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/08—Treatments involving gases
- H05K2203/081—Blowing of gas, e.g. for cooling or for providing heat during solder reflowing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/111—Preheating, e.g. before soldering
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/325—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3494—Heating methods for reflowing of solder
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- This invention relates generally to semiconductor chip packages. More particularly, the present invention pertains to methods for electrical contact of an array of solder balls with a noncompliant surface.
- test sort electrical tests may be conducted prior to packaging to determine nonworking dies. Following packaging, various tests including environmental tests as well as parametric and functional electrical tests may be performed. A final test which is known as “burn-in” may optionally be conducted. The test includes temperature cycling over an extended period of time. Essential to the testing of individual dies is reliable electrical connection of all die leads to the test board, without incurring damage to the die or testing apparatus, and easy disassembly from the testing apparatus.
- the insert member into which a semiconductor die is placed for testing is typically noncompliant, i.e., ceramic or silicon, for example.
- the current method for joining a ball grid array (BGA) to a noncompliant, i.e., rigid surface such as a silicon micromachined pocket interconnect or insert is to apply, at ambient temperature, a relatively high compression force of about 22-30 grams-force per solder ball. Theoretically, all balls of the array should be pressed into mechanical and electrical contact with the insert pocket. The use of compressive forces lower than the above results in a further increased frequency of unsatisfactory electrical connections.
- BGA ball grid array
- the total force required for connection of larger arrays will be even more.
- the use of larger balls not only increases the absolute variation in ball diameter but the force required to sufficiently deform each ball for establishing the required temporary electrical connection.
- the problem also exists with smaller solder balls such as comprise a fine ball-grid-array (FBGA) of 0.0125 inches (0.325 mm) diameter balls, for example. With the smaller diameter solder balls, variation in ball placement location may have a greater effect than nonuniform ball diameters.
- FBGA fine ball-grid-array
- Ball grid arrays are used in a variety of semiconductor devices. Illustrative of such prior art are U.S. Pat. No. 5,642,261 of Bond et al., U.S. Pat. No. 5,639,695 of Jones et al., U.S. Pat. No. 5,616,958 of Laine et al., U.S. Pat. No. 5,239,447 of Cotues et al., U.S. Pat. No. 5,373,189 of Massit et al., and U.S. Pat. No. 5,639,696 of Liang et al.
- Chip carriers of several configurations are described in U.S. Pat. No. 4,371,912 of Guzik, U.S. Pat. No. 4,638,348 of Brown et al., and Japanese publication 60-194548 (1985).
- the present invention pertains to methods for electrical contact of an array of solder balls with a noncompliant surface, that is, the mechanical and electrical contact of a ball grid array (BGA) to a relatively noncompliant contact set such as a silicon micromachined pocket interconnect (i.e., “insert”) for a test pad or burn-in board (BIB).
- BGA ball grid array
- insert silicon micromachined pocket interconnect
- the present invention further provides a reliable BGA connection method and apparatus whereby the required pressure is much reduced to eliminate or significantly reduce compression-caused damage to the die, insert and/or substrate.
- the present invention comprises methods and apparatus for softening solder bumps or balls so that all of the bumps/balls in an array readily conform to a matching array of conductive contact pockets or pads in another body.
- the array of solder bumps/balls is heated to a softening temperature lower than the melting point of the solder and quickly placed in slightly compressed engagement with the contact pockets or pads of a substrate.
- all bumps/balls of the BGA are reliably connected, and the connection is achieved at a much reduced pressure, avoiding damage to the die and/or substrate.
- much less stress is placed on the apparatus holding the packaged die, the insert and test board.
- the softening temperature to which the solder is heated is below the melting temperature of the solder alloy.
- a variety of heating apparatus and methods is disclosed, including direct heating of the bumps/balls, heating of the entire assembly, heating of a chuck holding the IC, heating of a chuck holding the insert, direct heating of the insert or substrate, etc.
- a temperature sensing circuit may also be incorporated into the insert, substrate, or substrate retaining socket for the purpose of measuring and controlling the temperature to which the bumps/balls are heated.
- the invention is applicable to a wide variety of solder compositions, solder bump designs and ball diameters.
- FIG. 1 is a perspective view of an insert assembly for the electrical testing of a typical flip-chip semiconductor package with BGA, wherein heat enhancement of the BGA connection in accordance with the invention is shown;
- FIG. 1A is an edge view of a ball grid array on a semiconductor chip
- FIG. 2 is a perspective view of an insert assembly for the electrical testing of a typical flip-chip semiconductor package with BGA, showing the package in compressive engagement with the insert assembly for heating enhancement of the BGA connection in accordance with the invention;
- FIG. 3 is a plan view of a substrate member of the invention.
- FIG. 4 is a bottom view of a substrate member of the invention.
- FIG. 5 is a cross-sectional view of a portion of a heating assembly of the invention.
- FIG. 6 is a cross-sectional view of various solder ball contact sites to which the invention may be applied.
- the present invention relates to method and apparatus embodiments for the uniform temporary electrical connection of solder bumps, e.g., solder balls, of a semiconductor device to another body. Rapid thermal softening of the solder bumps may be achieved by a variety of specific methods and apparatus, as described herein. The methods are particularly useful for attachment of solder bumps to the surface of a noncompliant body such as formed of silicon, ceramic, etc.
- a semiconductor package 10 is exemplified by a flip-chip package (FCP) with a ball grid array (BGA) 30 of a plurality of solder bumps or balls 12 on one surface 14 of the semiconductor package 10 .
- FCP flip-chip package
- BGA ball grid array
- a test apparatus for evaluating circuit performance of the semiconductor package 10 is shown as including an insert 16 and a substrate member 18 .
- the insert 16 is noncompliant and is typically formed of ceramic or silicon with a pattern of electrical contact sites 20 micromachined on its upper surface 22 .
- the contact sites 20 may comprise simple planar pads, or contact pockets of any configuration, as explained infra.
- the contact sites 20 are connected by conductive traces, not visible, to bond pads 24 , the latter being connected by wire bonds 26 to conductive traces 28 on the substrate member 18 .
- the wire bonds 26 and conductive traces 28 on the insert 16 and substrate member 18 may be encapsulated in resin for protection.
- Other means for connecting the contact sites 20 to a controller for conducting a test, burn-in, etc. may be used, as known in the art.
- the substrate member 18 and attached insert 16 are typically inserted into a socket on a test fixture or a burn-in board (BIB), neither shown in drawing FIG. 1 .
- BIOB burn-in board
- the ball grid array 30 of solder bumps/balls 12 is heated and compressed under a slight pressure into the contact sites 20 , shown here as indentations or pockets.
- the solder bumps/balls 12 are heated to a submelting softening temperature T s and are uniformly contactable to the contact sites 20 by an increased deformation under the slight compression force.
- an external heater 40 emitting infrared radiation or heated air 42 is positioned to heat the semiconductor package 10 including the solder bumps/balls 12 to the desired softening temperature, and the BGA 30 is quickly inserted and compressed by force 38 into engagement with the contact sites 20 at a relatively low pressure such as about 2-10 g-force per solder bump/ball 12 .
- the required force per solder bump/ball 12 will vary, depending upon the softening characteristics of the particular solder composition used, the temperature to which the solder bumps/balls 12 are heated, the nominal ball diameter 32 , the maximum variation in ball diameter 32 and the variation in drop distance 34 between ball centers 34 A and the surface 14 of semiconductor package 10 .
- the required compression force 38 at the softening temperature T s to achieve complete ball connection is about 8-25 percent of the force at ambient temperature.
- heat may be applied to the insert 16 or substrate member 18 before connecting the BGA 30 to the contact sites 20 .
- the semiconductor package 10 may be indirectly heated by applying thermal energy to a chuck, not shown, which holds the package.
- a semiconductor package 10 with an array of solder bumps/balls 12 is placed on an insert 16 , and placed under a compression force 38 .
- Thermal energy is applied either to the back side 36 (as shown in FIG. 1 ) of the semiconductor package 10 , to the insert 16 , to the substrate member 18 (as shown in FIGS. 4 and 5 ), to a compression member, not shown, compressing the back side of the semiconductor package 10 with compression force 38 , or to a socket, not shown, which surrounds the substrate.
- the assembly of semiconductor package 10 , insert 16 and substrate member 18 , together with compression and support apparatus may be placed in a temperature controlled oven and rapidly heated to the desired softening temperature T s .
- solder bumps/balls 12 may be heated by conduction, convection or radiation, or any combination thereof.
- an external heater 40 FIG. 1
- the solder bumps/balls 12 may be of any diameter 32 , including those of a fine ball grid array (FBGA), where the balls have a pitch of less than one (1) mm.
- FBGA fine ball grid array
- solder bumps/balls 12 may be formed of various solder compositions, including tin-lead solders having a lead content of about 30 to 98 percent. Solder compositions having the higher lead concentrations often have a higher melting point.
- a softening temperature Ts of about 130° C. to about 180° C. has been found useful for reducing the compression force 38 to a relatively low value and simultaneously ensuring electrical contact of all solder bumps/balls 12 .
- resistive heating elements 44 may be applied to the top surface 48 of the substrate member 18 , preferably under the insert 16 and substantially beneath the semiconductor package 10 .
- the heating elements 44 are shown as having heater power leads 54 , 56 for providing sufficient power to quickly heat the insert 16 including the electrical contact sites 20 , not shown, and the solder bumps/balls 12 , not shown, which are in engagement with the contact sites 20 .
- All of the conductive traces on substrate member 18 including conductive traces 28 , heater power leads 54 , 56 , and heating elements 44 may be formed simultaneously by screening a thick film of conductive material onto the substrate member. This method of forming conductive traces on a surface is well known in the art.
- thermocouple junction 50 or other temperature detecting device may be installed in or on the insert 16 or substrate member 18 for obtaining temperature feedback and controlling the bump/ball temperature to attain a maximum desired softening temperature T s .
- a temperature sensor 50 such as a thermocouple junction
- a heater controller determines the measured temperature and shuts off (or reduces) power to the heating elements 44 upon sensing a predetermined temperature.
- a recorder not shown, may be used to calibrate the measurements such that a desired softening temperature may be precisely attained.
- a short heating time is preferred, extending only several seconds or less. Most preferably, the heating time is less than one second.
- the heater power leads 54 , 56 to the heating elements 44 must be sufficiently large to carry the necessary electrical load. In general, installation of the heating elements 44 on the insert 16 will require separate heater power leads 54 , 56 . Normally, wire bonds 26 ( FIG. 1 ) are incapable of carrying the necessary load.
- FIGS. 4 and 5 Another form of heating apparatus which may be used in the invention is illustrated in drawing FIGS. 4 and 5 .
- the substrate member 18 has on its back side (underside) 46 , as shown in FIG. 2 , a pattern of heating elements 44 with junctions 62 , 64 .
- the junctions 62 , 64 may be planar pads or conductively surfaced indentations in the back side 46 .
- a semiconductor package 10 , insert 16 , and substrate member 18 are positioned in a socket 66 on a test board 70 .
- Test board 70 may be a board for an electrical test, for burn-in, or other purpose.
- the socket 66 is typically formed with walls 68 and base 72 , and many sockets 66 may be mounted on a single test board 70 to enable simultaneous testing or burn-in of many semiconductor packages 10 .
- a pair of through-holes 74 , 76 is formed in the test board 70 along axes 84 , 86 , and the axes which pass through junctions 62 , 64 , respectively.
- Two metal spring-loaded compression pins 80 also known as “pogo pins,” are mounted in the test board 70 or in another substrate 90 underlying the test board 70 .
- Substrate 90 having a plurality of pogo pins 80 projecting therefrom, is known as a bed-of-nails (BON).
- the pogo pins 80 have a base 78 and a spring-loaded pin 82 which is axially movable relative to the base 78 .
- the spring-loaded pins 82 are shown passing through-holes 74 , 76 to electrically contact the junctions 62 , 64 when in compression, power leads 92 , 94 from the two pogo pins 80 providing sufficient electric power to the heating elements 44 for rapidly heating the solder bumps/balls 12 .
- the spring-loaded pogo pins 80 will push the substrate member 18 from the socket 66 with a short stroke.
- FIG. 6 several types of BGA contact sites 20 are shown as examples illustrating the wide variety of solder bumps/balls 12 and contact sites 20 combinations whose temporary connection is enhanced by use of an elevated submelting softening temperature T s .
- Each solder bump/ball 12 attached to semiconductor package 10 is configured to be in compressive conductive contact with a contact site 20 .
- Contact site 20 A comprises a flat pad or surface of the insert 16 .
- Contact site 20 B is a spherical indentation in the insert 16 .
- Contact site 20 C is a shallow spherical indentation.
- Contact site 20 D is a spherical indentation having a central axially directed projection 96 which punctures and enters the softened solder bump/ball 12 .
- the projection 96 is pyramidal in shape.
- Contact site 20 E is a spherical indentation having several, typically four, peripheral projections 98 which contact and are forced into the circumferential surface of the solder bump/ball 12 .
- the illustrated contact sites 20 to which the invention may be applied are exemplary only and not exhaustive.
- the invention has been illustrated in application to the testing of a flip-chip device. However, the temporary BGA connection of any device, including other chip scale packages (CSP), is enhanced by this process and apparatus.
- CSP chip scale packages
Abstract
A method for enhancing temporary solder ball connection comprises the application of thermal energy to the solder balls, heating them to a submelting “softening” temperature, whereby the compression force required to connect all balls in a BGA is achieved at much reduced force, avoiding damage to the package, insert, substrate and support apparatus. Several forms of heating apparatus, and temperature measuring apparatus are disclosed.
Description
- This application is a continuation of application Ser. No. 10/651,664, filed Aug. 29, 2003, pending, which is a continuation of application Ser. No. 10/196,396, filed Jul. 15, 2002, now U.S. Pat. No. 6,614,003, issued Sep. 2, 2003, which is a continuation of application Ser. No. 09/892,156, filed Jun. 26, 2001, now U.S. Pat. No. 6,420,681, issued Jul. 16, 2002, which is a continuation of application Ser. No. 09/618,885, filed Jul. 18, 2000, now U.S. Pat. No. 6,329,637, issued Dec. 11, 2001, which is a continuation of application Ser. No. 09/145,832, filed Sep. 2, 1998, now U.S. Pat. No. 6,121,576, issued Sep. 19, 2000.
- 1. Field of the Invention
- This invention relates generally to semiconductor chip packages. More particularly, the present invention pertains to methods for electrical contact of an array of solder balls with a noncompliant surface.
- 2. State of the Art
- The testing of packaged semiconductor devices has always presented problems to device manufacturers. Various types of tests may be conducted at different stages of manufacture. In the current state of the art, “wafer sort” electrical tests may be conducted prior to packaging to determine nonworking dies. Following packaging, various tests including environmental tests as well as parametric and functional electrical tests may be performed. A final test which is known as “burn-in” may optionally be conducted. The test includes temperature cycling over an extended period of time. Essential to the testing of individual dies is reliable electrical connection of all die leads to the test board, without incurring damage to the die or testing apparatus, and easy disassembly from the testing apparatus. While “permanent” wire connections are widely used, wirebonding is time consuming and expensive, and also makes the matching of device impedance to the substrate impedance very difficult to achieve. Much effort is being spent on developing alternative methods to reduce the time and expense of using wire bonds. The replacement of wire bonds with ball grid array (BGA) connections is becoming more common. Temporary conductive attachment of solder balls to e.g., a test board is less than satisfactory.
- Temporary connection of device circuits to a test apparatus is known to present a variety of problems. The insert member into which a semiconductor die is placed for testing is typically noncompliant, i.e., ceramic or silicon, for example.
- The current method for joining a ball grid array (BGA) to a noncompliant, i.e., rigid surface such as a silicon micromachined pocket interconnect or insert, is to apply, at ambient temperature, a relatively high compression force of about 22-30 grams-force per solder ball. Theoretically, all balls of the array should be pressed into mechanical and electrical contact with the insert pocket. The use of compressive forces lower than the above results in a further increased frequency of unsatisfactory electrical connections.
- The presence of such unconnected solder balls in a BGA attachment formed under ambient conditions is believed to be due to a significant variability in ball diameter and “height” which the industry has been unable to eliminate. As a result, the applied force of about 22-30 grams-force or even more per ball is, in practice, insufficient to ensure the required contact of all balls of the array. Furthermore, the use of compression forces in excess of about 30 grams-force tends to damage the underlying material of the die, insert, and/or substrate. For example, effective connection of a 48 ball BGA array using solder balls of a nominal diameter may require in excess of about 1.5 kg-force. Such pressures exerted on a die for connection to a ceramic insert may damage the die and/or insert and/or substrate below the insert. The total force required for connection of larger arrays will be even more. In addition, the use of larger balls not only increases the absolute variation in ball diameter but the force required to sufficiently deform each ball for establishing the required temporary electrical connection. The problem also exists with smaller solder balls such as comprise a fine ball-grid-array (FBGA) of 0.0125 inches (0.325 mm) diameter balls, for example. With the smaller diameter solder balls, variation in ball placement location may have a greater effect than nonuniform ball diameters.
- To date, the industry has continued to use relatively high compressive forces and necessarily accepted the increased occurrence of electrical connection failures of a BGA and/or damage to the die, insert or substrate.
- Ball grid arrays are used in a variety of semiconductor devices. Illustrative of such prior art are U.S. Pat. No. 5,642,261 of Bond et al., U.S. Pat. No. 5,639,695 of Jones et al., U.S. Pat. No. 5,616,958 of Laine et al., U.S. Pat. No. 5,239,447 of Cotues et al., U.S. Pat. No. 5,373,189 of Massit et al., and U.S. Pat. No. 5,639,696 of Liang et al.
- Semiconductor devices having dual sets of outer “leads,” e.g., twin BGA surfaces or a combination of e.g., J-leads and solder bumps, are shown in U.S. Pat. No. 5,648,679 of Chillara et al., U.S. Pat. No. 5,677,566 of King et al., and U.S. Pat. No. 5,668,405 of Yamashita.
- Chip carriers of several configurations are described in U.S. Pat. No. 4,371,912 of Guzik, U.S. Pat. No. 4,638,348 of Brown et al., and Japanese publication 60-194548 (1985).
- Semiconductor devices joined in stacks are disclosed in U.S. Pat. No. 4,868,712 of Woodman, U.S. Pat. No. 4,841,355 of Parks, U.S. Pat. No. 5,313,096 of Eide, U.S. Pat. No. 5,311,401 of Gates, Jr. et al., U.S. Pat. No. 5,128,831 of Fox, III et al., U.S. Pat. No. 5,231,304 of Solomon, and U.S. Pat. No. 4,956,694 of Eide.
- U.S. Pat. No. 5,637,536 of Val discloses a chip stacking configuration with solder ball connections.
- U.S. Pat. No. 5,012,323 of Farnworth discloses a dual-die package having wire interconnections.
- U.S. Pat. No. 4,761,681 of Reid discloses a multi-chip device having elevated (conductor covered mesa) interconnections.
- Despite the advanced state of the art in lead interconnection, device packaging and testing, the temporary connection of semiconductor devices to testing apparatus and burn-in boards remains an area which needs improvement.
- The present invention pertains to methods for electrical contact of an array of solder balls with a noncompliant surface, that is, the mechanical and electrical contact of a ball grid array (BGA) to a relatively noncompliant contact set such as a silicon micromachined pocket interconnect (i.e., “insert”) for a test pad or burn-in board (BIB).
- The present invention further provides a reliable BGA connection method and apparatus whereby the required pressure is much reduced to eliminate or significantly reduce compression-caused damage to the die, insert and/or substrate.
- The present invention comprises methods and apparatus for softening solder bumps or balls so that all of the bumps/balls in an array readily conform to a matching array of conductive contact pockets or pads in another body. The array of solder bumps/balls is heated to a softening temperature lower than the melting point of the solder and quickly placed in slightly compressed engagement with the contact pockets or pads of a substrate. As compared to joining the arrays at ambient temperature, all bumps/balls of the BGA are reliably connected, and the connection is achieved at a much reduced pressure, avoiding damage to the die and/or substrate. In addition, much less stress is placed on the apparatus holding the packaged die, the insert and test board.
- The softening temperature to which the solder is heated is below the melting temperature of the solder alloy.
- A variety of heating apparatus and methods is disclosed, including direct heating of the bumps/balls, heating of the entire assembly, heating of a chuck holding the IC, heating of a chuck holding the insert, direct heating of the insert or substrate, etc. A temperature sensing circuit may also be incorporated into the insert, substrate, or substrate retaining socket for the purpose of measuring and controlling the temperature to which the bumps/balls are heated.
- While electrical contact is readily maintained during electrical tests or burn-in by maintaining a small compressive force, ball contact is easily removed by discontinuing the compressive force and lifting the BGA from the insert or substrate to which it was electrically connected.
- The invention is applicable to a wide variety of solder compositions, solder bump designs and ball diameters.
- Other features of the invention will become clear from study of the following description and related figures.
- The invention is illustrated in the following figures, wherein the elements are not necessarily shown to scale:
-
FIG. 1 is a perspective view of an insert assembly for the electrical testing of a typical flip-chip semiconductor package with BGA, wherein heat enhancement of the BGA connection in accordance with the invention is shown; -
FIG. 1A is an edge view of a ball grid array on a semiconductor chip; -
FIG. 2 is a perspective view of an insert assembly for the electrical testing of a typical flip-chip semiconductor package with BGA, showing the package in compressive engagement with the insert assembly for heating enhancement of the BGA connection in accordance with the invention; -
FIG. 3 is a plan view of a substrate member of the invention; -
FIG. 4 is a bottom view of a substrate member of the invention; -
FIG. 5 is a cross-sectional view of a portion of a heating assembly of the invention; and -
FIG. 6 is a cross-sectional view of various solder ball contact sites to which the invention may be applied. - The present invention relates to method and apparatus embodiments for the uniform temporary electrical connection of solder bumps, e.g., solder balls, of a semiconductor device to another body. Rapid thermal softening of the solder bumps may be achieved by a variety of specific methods and apparatus, as described herein. The methods are particularly useful for attachment of solder bumps to the surface of a noncompliant body such as formed of silicon, ceramic, etc.
- As shown in drawing
FIG. 1 , asemiconductor package 10 is exemplified by a flip-chip package (FCP) with a ball grid array (BGA) 30 of a plurality of solder bumps orballs 12 on onesurface 14 of thesemiconductor package 10. - A test apparatus for evaluating circuit performance of the
semiconductor package 10 is shown as including aninsert 16 and asubstrate member 18. Theinsert 16 is noncompliant and is typically formed of ceramic or silicon with a pattern ofelectrical contact sites 20 micromachined on itsupper surface 22. Thecontact sites 20 may comprise simple planar pads, or contact pockets of any configuration, as explained infra. Thecontact sites 20 are connected by conductive traces, not visible, to bondpads 24, the latter being connected bywire bonds 26 toconductive traces 28 on thesubstrate member 18. The wire bonds 26 and conductive traces 28 on theinsert 16 andsubstrate member 18 may be encapsulated in resin for protection. Other means for connecting thecontact sites 20 to a controller for conducting a test, burn-in, etc., may be used, as known in the art. - The
substrate member 18 and attachedinsert 16 are typically inserted into a socket on a test fixture or a burn-in board (BIB), neither shown in drawingFIG. 1 . - In accordance with the invention, the
ball grid array 30 of solder bumps/balls 12 is heated and compressed under a slight pressure into thecontact sites 20, shown here as indentations or pockets. The solder bumps/balls 12 are heated to a submelting softening temperature Ts and are uniformly contactable to thecontact sites 20 by an increased deformation under the slight compression force. - In one simple embodiment, an
external heater 40 emitting infrared radiation orheated air 42 is positioned to heat thesemiconductor package 10 including the solder bumps/balls 12 to the desired softening temperature, and theBGA 30 is quickly inserted and compressed byforce 38 into engagement with thecontact sites 20 at a relatively low pressure such as about 2-10 g-force per solder bump/ball 12. Referring to drawingFIG. 1A , of course, the required force per solder bump/ball 12 will vary, depending upon the softening characteristics of the particular solder composition used, the temperature to which the solder bumps/balls 12 are heated, thenominal ball diameter 32, the maximum variation inball diameter 32 and the variation indrop distance 34 betweenball centers 34A and thesurface 14 ofsemiconductor package 10. Typically, the requiredcompression force 38 at the softening temperature Ts to achieve complete ball connection is about 8-25 percent of the force at ambient temperature. - Instead of directly heating the
semiconductor package 10 to soften the solder bumps/balls 12, heat may be applied to theinsert 16 orsubstrate member 18 before connecting theBGA 30 to thecontact sites 20. Also, thesemiconductor package 10 may be indirectly heated by applying thermal energy to a chuck, not shown, which holds the package. - As shown in drawing
FIG. 2 , asemiconductor package 10 with an array of solder bumps/balls 12 is placed on aninsert 16, and placed under acompression force 38. Thermal energy is applied either to the back side 36 (as shown inFIG. 1 ) of thesemiconductor package 10, to theinsert 16, to the substrate member 18 (as shown inFIGS. 4 and 5 ), to a compression member, not shown, compressing the back side of thesemiconductor package 10 withcompression force 38, or to a socket, not shown, which surrounds the substrate. - Alternatively, the assembly of
semiconductor package 10, insert 16 andsubstrate member 18, together with compression and support apparatus, may be placed in a temperature controlled oven and rapidly heated to the desired softening temperature Ts. - Thus, the solder bumps/
balls 12 may be heated by conduction, convection or radiation, or any combination thereof. For example, an external heater 40 (FIG. 1 ) may heat thesemiconductor package 10, insert 16,substrate member 18, or asocket 66 into which thesubstrate member 18 fits by radiation orheated air 42. - The solder bumps/
balls 12 may be of anydiameter 32, including those of a fine ball grid array (FBGA), where the balls have a pitch of less than one (1) mm. - The solder bumps/
balls 12 may be formed of various solder compositions, including tin-lead solders having a lead content of about 30 to 98 percent. Solder compositions having the higher lead concentrations often have a higher melting point. - A softening temperature Ts of about 130° C. to about 180° C. has been found useful for reducing the
compression force 38 to a relatively low value and simultaneously ensuring electrical contact of all solder bumps/balls 12. - As shown in drawing
FIG. 3 ,resistive heating elements 44 may be applied to thetop surface 48 of thesubstrate member 18, preferably under theinsert 16 and substantially beneath thesemiconductor package 10. Theheating elements 44 are shown as having heater power leads 54, 56 for providing sufficient power to quickly heat theinsert 16 including theelectrical contact sites 20, not shown, and the solder bumps/balls 12, not shown, which are in engagement with thecontact sites 20. - All of the conductive traces on
substrate member 18, including conductive traces 28, heater power leads 54, 56, andheating elements 44 may be formed simultaneously by screening a thick film of conductive material onto the substrate member. This method of forming conductive traces on a surface is well known in the art. - A
thermocouple junction 50 or other temperature detecting device may be installed in or on theinsert 16 orsubstrate member 18 for obtaining temperature feedback and controlling the bump/ball temperature to attain a maximum desired softening temperature Ts. Thus, for example, as shown in drawingFIG. 3 , a temperature sensor 50 (such as a thermocouple junction) may be fixed on thetop surface 48 of thesubstrate member 18 or back side 52 (FIGS. 1 and 2 ) of theinsert 16, and have thermocouple leads 58 connected through otherwise unusedconductive traces heating elements 44 upon sensing a predetermined temperature. A recorder, not shown, may be used to calibrate the measurements such that a desired softening temperature may be precisely attained. - A short heating time is preferred, extending only several seconds or less. Most preferably, the heating time is less than one second. Thus, the heater power leads 54, 56 to the
heating elements 44 must be sufficiently large to carry the necessary electrical load. In general, installation of theheating elements 44 on theinsert 16 will require separate heater power leads 54, 56. Normally, wire bonds 26 (FIG. 1 ) are incapable of carrying the necessary load. - Another form of heating apparatus which may be used in the invention is illustrated in drawing
FIGS. 4 and 5 . Thesubstrate member 18 has on its back side (underside) 46, as shown inFIG. 2 , a pattern ofheating elements 44 withjunctions junctions back side 46. - As shown in drawing
FIG. 5 , asemiconductor package 10, insert 16, andsubstrate member 18 are positioned in asocket 66 on atest board 70.Test board 70 may be a board for an electrical test, for burn-in, or other purpose. Thesocket 66 is typically formed withwalls 68 andbase 72, andmany sockets 66 may be mounted on asingle test board 70 to enable simultaneous testing or burn-in of many semiconductor packages 10. - A pair of through-
holes test board 70 alongaxes junctions test board 70 or in anothersubstrate 90 underlying thetest board 70.Substrate 90, having a plurality of pogo pins 80 projecting therefrom, is known as a bed-of-nails (BON). The pogo pins 80 have a base 78 and a spring-loadedpin 82 which is axially movable relative to thebase 78. The spring-loadedpins 82 are shown passing through-holes junctions pogo pins 80 providing sufficient electric power to theheating elements 44 for rapidly heating the solder bumps/balls 12. Following testing, the spring-loaded pogo pins 80 will push thesubstrate member 18 from thesocket 66 with a short stroke. - In drawing
FIG. 6 , several types ofBGA contact sites 20 are shown as examples illustrating the wide variety of solder bumps/balls 12 andcontact sites 20 combinations whose temporary connection is enhanced by use of an elevated submelting softening temperature Ts. Each solder bump/ball 12 attached tosemiconductor package 10 is configured to be in compressive conductive contact with acontact site 20. - Contact
site 20A comprises a flat pad or surface of theinsert 16. -
Contact site 20B is a spherical indentation in theinsert 16. - Contact
site 20C is a shallow spherical indentation. -
Contact site 20D is a spherical indentation having a central axially directedprojection 96 which punctures and enters the softened solder bump/ball 12. Preferably, theprojection 96 is pyramidal in shape. - Contact
site 20E is a spherical indentation having several, typically four,peripheral projections 98 which contact and are forced into the circumferential surface of the solder bump/ball 12. - The illustrated
contact sites 20 to which the invention may be applied are exemplary only and not exhaustive. - It is clear that a wide variety of apparatus may be used for heating ball-grid-array connections, of which those described herein are representative.
- The invention has been illustrated in application to the testing of a flip-chip device. However, the temporary BGA connection of any device, including other chip scale packages (CSP), is enhanced by this process and apparatus.
- It is apparent to those skilled in the art that various changes and modifications, including variations in heating procedures and structures, may be made to the BGA connection method and apparatus of the invention as described herein without departing from the spirit and scope of the invention as defined in the following claims.
Claims (19)
1. A method for forming a portion of a solder bump of an array of solder bumps of a device to a contact site of a plurality of contact sites of a member, comprising:
providing the solder bump of the array of solder bumps at a temperature Ts below a melting temperature of the solder bump; and
moving the solder bump of the array of solder bumps of the device using a pressure less than substantially 22 grams-force for contacting the contact site.
2. The method of claim 1 , wherein the melting temperature of the solder bump of the array of solder bumps is T° C. higher than an ambient temperature To, and wherein the softening temperature Ts is in the range of about 0.5 T to 0.95 T above the ambient temperature To.
3. The method of claim 1 , wherein the solder bump of the array of solder bumps contacts the contact site of the plurality of conductive contact sites at a pressure not substantially exceeding about 10 grams-force.
4. The method of claim 1 , wherein the solder bump of the array of solder bumps contacts the plurality of conductive contact sites at a pressure in the range of about 2 to 10 grams-force.
5. The method of claim 1 , wherein the semiconductor device having the array of solder bumps is heated by one of hot air convection and infrared radiation.
6. The method of claim 1 , wherein the member having the plurality of conductive contact sites is heated by one of hot air convection, conduction from a heated object, and infrared radiation.
7. The method of claim 1 , wherein the semiconductor device and the member are placed in a temperature-controlled oven for heating to the softening temperature Ts.
8. The method of claim 1 , wherein the semiconductor device is held in a chuck, the chuck being heated.
9. The method of claim 1 , wherein the member is held in a chuck, the chuck being heated.
10. The method of claim 1 , wherein the member having the plurality of conductive contact sites is heated by electrical resistance wires.
11. The method of claim 1 , wherein the member and a substrate are mounted on a mounting board having an integral heater, the integral heater controlled to heat the member to the softening temperature Ts.
12. The method of claim 1 , wherein the array of solder bumps comprises Sn—Pb solder having a lead content in the range of about 40 to about 98 percent, and the softening temperature Ts comprises a range of about 140 to 180° C.
13. The method of claim 1 , wherein heating comprises predetermining a heating time X to heat the solder bump of the array of solder bumps to the softening temperature Ts, and heating for the time X.
14. The method of claim 1 , wherein heating comprises initiating the heating, measuring a temperature of one of the member and the semiconductor device, and stopping the heating to limit a temperature of the solder bump of the array of solder bumps to no more than the softening temperature Ts.
15. An apparatus for connecting a solder ball to a contact site comprising:
a first member having a solder ball thereon;
a second member having a contact site;
apparatus moving the first member against the second member for contact of the solder ball to the contact site, the first member contacting the second member at a pressure less than substantially 22 grams-force for the solder ball; and
apparatus for increasing the temperature of the solder ball and the contact site to a solder-softening temperature Ts.
16. The apparatus of claim 15 , wherein the contact site comprises one of a substantially flat surface, a recess for receiving a portion of a solder ball, and a recess having at least one projection therein for deforming a solder ball inserted therein.
17. Testing apparatus for a semiconductor package having at least one solder ball on a surface thereof, the apparatus comprising:
an insert formed of generally noncompliant material having a first surface including at least one contact site for contacting the at least one solder ball and having a second surface;
a substrate having a first surface, having a second surface, the second surface of the insert secured to the first surface of the substrate, and having at least one lead on the substrate for connecting to at least one lead in a socket;
at least one electrical lead connecting the at least one contact site of the insert with the at least one lead of the substrate;
a test board having the socket with at least one contact lead connected to a testing circuit, the substrate and the insert for insertion into the socket for contact of the at least one lead of the substrate with the at least one contact lead of the socket; and
apparatus associated with at least one of the substrate, the insert, and the socket to increase the temperature thereof to a predetermined level.
18. The apparatus of claim 17 , further comprising temperature-sensing apparatus attached to one of the substrate, the insert, and the semiconductor package.
19. The apparatus of claim 18 , further comprising a temperature controller for controlling the apparatus to increase the temperature of the substrate, the insert, and the socket.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/265,610 US20060081583A1 (en) | 1998-09-02 | 2005-11-02 | Method and process of contact to a heat softened solder ball array |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/145,832 US6121576A (en) | 1998-09-02 | 1998-09-02 | Method and process of contact to a heat softened solder ball array |
US09/618,885 US6329637B1 (en) | 1998-09-02 | 2000-07-18 | Method and process of contract to a heat softened solder ball array |
US09/892,156 US6420681B1 (en) | 1998-09-02 | 2001-06-26 | Method and process of contact to a heat softened solder ball array |
US10/196,396 US6614003B2 (en) | 1998-09-02 | 2002-07-15 | Method and process of contact to a heat softened solder ball array |
US10/651,664 US6967307B2 (en) | 1998-09-02 | 2003-08-29 | Method and process of contact to a heat softened solder ball array |
US11/265,610 US20060081583A1 (en) | 1998-09-02 | 2005-11-02 | Method and process of contact to a heat softened solder ball array |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/651,664 Continuation US6967307B2 (en) | 1998-09-02 | 2003-08-29 | Method and process of contact to a heat softened solder ball array |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060081583A1 true US20060081583A1 (en) | 2006-04-20 |
Family
ID=22514762
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/145,832 Expired - Lifetime US6121576A (en) | 1998-09-02 | 1998-09-02 | Method and process of contact to a heat softened solder ball array |
US09/618,885 Expired - Fee Related US6329637B1 (en) | 1998-09-02 | 2000-07-18 | Method and process of contract to a heat softened solder ball array |
US09/892,156 Expired - Lifetime US6420681B1 (en) | 1998-09-02 | 2001-06-26 | Method and process of contact to a heat softened solder ball array |
US10/196,396 Expired - Lifetime US6614003B2 (en) | 1998-09-02 | 2002-07-15 | Method and process of contact to a heat softened solder ball array |
US10/651,664 Expired - Fee Related US6967307B2 (en) | 1998-09-02 | 2003-08-29 | Method and process of contact to a heat softened solder ball array |
US11/265,610 Abandoned US20060081583A1 (en) | 1998-09-02 | 2005-11-02 | Method and process of contact to a heat softened solder ball array |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/145,832 Expired - Lifetime US6121576A (en) | 1998-09-02 | 1998-09-02 | Method and process of contact to a heat softened solder ball array |
US09/618,885 Expired - Fee Related US6329637B1 (en) | 1998-09-02 | 2000-07-18 | Method and process of contract to a heat softened solder ball array |
US09/892,156 Expired - Lifetime US6420681B1 (en) | 1998-09-02 | 2001-06-26 | Method and process of contact to a heat softened solder ball array |
US10/196,396 Expired - Lifetime US6614003B2 (en) | 1998-09-02 | 2002-07-15 | Method and process of contact to a heat softened solder ball array |
US10/651,664 Expired - Fee Related US6967307B2 (en) | 1998-09-02 | 2003-08-29 | Method and process of contact to a heat softened solder ball array |
Country Status (1)
Country | Link |
---|---|
US (6) | US6121576A (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050258525A1 (en) * | 2001-08-21 | 2005-11-24 | Anderson Richard S | Sensor isolation system |
US20070252609A1 (en) * | 2006-04-30 | 2007-11-01 | Semiconductor Manufacturing International (Shanghai) Corporation | BGA package holder device and method for testing of BGA packages |
US20080034341A1 (en) * | 2006-08-03 | 2008-02-07 | Lior Amarilio | Methods and computer readable media implementing a modified routing grid to increase routing densities of customizable logic array devices |
US20080050904A1 (en) * | 2006-08-28 | 2008-02-28 | Micron Technology, Inc. | Methods for attaching microfeature dies to external devices |
US20130100616A1 (en) * | 2011-04-21 | 2013-04-25 | Tessera, Inc. | Multiple die stacking for two or more die |
US20130135000A1 (en) * | 2011-11-28 | 2013-05-30 | Samsung Electronics Co., Ltd. | Semiconductor test board and semiconductor board |
US8928153B2 (en) | 2011-04-21 | 2015-01-06 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US8941999B2 (en) | 2010-10-19 | 2015-01-27 | Tessera, Inc. | Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics |
US8970028B2 (en) | 2011-12-29 | 2015-03-03 | Invensas Corporation | Embedded heat spreader for package with multiple microelectronic elements and face-down connection |
US9013033B2 (en) | 2011-04-21 | 2015-04-21 | Tessera, Inc. | Multiple die face-down stacking for two or more die |
US9093291B2 (en) | 2011-04-21 | 2015-07-28 | Tessera, Inc. | Flip-chip, face-up and face-down wirebond combination package |
US9281266B2 (en) | 2011-04-21 | 2016-03-08 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
Families Citing this family (79)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6184463B1 (en) * | 1998-04-13 | 2001-02-06 | Harris Corporation | Integrated circuit package for flip chip |
US6121576A (en) | 1998-09-02 | 2000-09-19 | Micron Technology, Inc. | Method and process of contact to a heat softened solder ball array |
US6523736B1 (en) * | 1998-12-11 | 2003-02-25 | Micron Technology, Inc. | Methods and apparatus for forming solder balls |
US6426642B1 (en) | 1999-02-16 | 2002-07-30 | Micron Technology, Inc. | Insert for seating a microelectronic device having a protrusion and a plurality of raised-contacts |
US6285203B1 (en) | 1999-06-14 | 2001-09-04 | Micron Technology, Inc. | Test system having alignment member for aligning semiconductor components |
US6962437B1 (en) * | 1999-12-16 | 2005-11-08 | Lsi Logic Corporation | Method and apparatus for thermal profiling of flip-chip packages |
US6522018B1 (en) | 2000-05-16 | 2003-02-18 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6863209B2 (en) * | 2000-12-15 | 2005-03-08 | Unitivie International Limited | Low temperature methods of bonding components |
US6528869B1 (en) * | 2001-04-06 | 2003-03-04 | Amkor Technology, Inc. | Semiconductor package with molded substrate and recessed input/output terminals |
US7831151B2 (en) | 2001-06-29 | 2010-11-09 | John Trezza | Redundant optical device array |
US6551112B1 (en) | 2002-03-18 | 2003-04-22 | High Connection Density, Inc. | Test and burn-in connector |
US7276802B2 (en) * | 2002-04-15 | 2007-10-02 | Micron Technology, Inc. | Semiconductor integrated circuit package having electrically disconnected solder balls for mounting |
US6911624B2 (en) * | 2002-08-23 | 2005-06-28 | Micron Technology, Inc. | Component installation, removal, and replacement apparatus and method |
DE10245152B4 (en) * | 2002-09-27 | 2013-10-10 | Infineon Technologies Ag | Integrated test circuitry and test methods |
US20040232535A1 (en) * | 2003-05-22 | 2004-11-25 | Terry Tarn | Microelectromechanical device packages with integral heaters |
US7135397B2 (en) * | 2003-09-10 | 2006-11-14 | Texas Instruments Incorporated | Method and system for packaging ball grid arrays |
US20050093134A1 (en) | 2003-10-30 | 2005-05-05 | Terry Tarn | Device packages with low stress assembly process |
US6940053B2 (en) * | 2003-11-18 | 2005-09-06 | Intel Corporation | Chip bonding heater with differential heat transfer |
JP4286182B2 (en) * | 2004-05-13 | 2009-06-24 | 富士通マイクロエレクトロニクス株式会社 | Electrical connection method |
US7331500B2 (en) * | 2004-06-25 | 2008-02-19 | Intel Corporation | Solder bumps formation using solder paste with shape retaining attribute |
US7445141B2 (en) * | 2004-09-22 | 2008-11-04 | International Business Machines Corporation | Solder interconnection array with optimal mechanical integrity |
US7061264B2 (en) * | 2004-09-29 | 2006-06-13 | Agere Systems, Inc. | Test semiconductor device and method for determining Joule heating effects in such a device |
JP4542926B2 (en) * | 2005-03-15 | 2010-09-15 | 株式会社東芝 | Joining method |
US7408250B2 (en) * | 2005-04-05 | 2008-08-05 | Texas Instruments Incorporated | Micromirror array device with compliant adhesive |
US7508063B2 (en) * | 2005-04-05 | 2009-03-24 | Texas Instruments Incorporated | Low cost hermetically sealed package |
JP2006295019A (en) * | 2005-04-14 | 2006-10-26 | Fujitsu Ltd | Heating device for attachment/removal of electronic device to/from board |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US7838997B2 (en) | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US7534722B2 (en) | 2005-06-14 | 2009-05-19 | John Trezza | Back-to-front via process |
US7781886B2 (en) | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US7851348B2 (en) | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
US20060281303A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Tack & fuse chip bonding |
US7767493B2 (en) | 2005-06-14 | 2010-08-03 | John Trezza | Post & penetration interconnection |
US7521806B2 (en) | 2005-06-14 | 2009-04-21 | John Trezza | Chip spanning connection |
US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7989958B2 (en) * | 2005-06-14 | 2011-08-02 | Cufer Assett Ltd. L.L.C. | Patterned contact |
US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US7687400B2 (en) | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
NL2000055C2 (en) * | 2006-04-11 | 2007-10-12 | Be Semiconductor Ind N V | Method and device are for connection of electronic component electronically with substrate, electronic connections realized when warmed so that they flow conductively |
US7687397B2 (en) | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
US7494913B2 (en) * | 2006-08-31 | 2009-02-24 | Intel Corporation | Microball placement solutions |
US7670874B2 (en) | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
BRPI0817421A2 (en) | 2007-10-05 | 2015-06-16 | Tyco Healthcare | Sealing fastener for use in surgical procedures |
US8132775B2 (en) * | 2008-04-29 | 2012-03-13 | International Business Machines Corporation | Solder mold plates used in packaging process and method of manufacturing solder mold plates |
USD738500S1 (en) | 2008-10-02 | 2015-09-08 | Covidien Lp | Seal anchor for use in surgical procedures |
WO2013143576A1 (en) | 2012-03-27 | 2013-10-03 | Electrolux Home Products Corporation N.V. | Washing machine and method of operating a washing machine |
US8932909B2 (en) | 2012-11-14 | 2015-01-13 | International Business Machines Corporation | Thermocompression for semiconductor chip assembly |
JP2015106663A (en) * | 2013-11-29 | 2015-06-08 | 住友電工デバイス・イノベーション株式会社 | Wiring board connection method and wiring board mounting structure |
US10064649B2 (en) | 2014-07-07 | 2018-09-04 | Covidien Lp | Pleated seal for surgical hand or instrument access |
US9707011B2 (en) | 2014-11-12 | 2017-07-18 | Covidien Lp | Attachments for use with a surgical access device |
CN106363312B (en) * | 2016-11-23 | 2019-03-08 | 京信通信技术(广州)有限公司 | Weld matrix |
US11160682B2 (en) | 2017-06-19 | 2021-11-02 | Covidien Lp | Method and apparatus for accessing matter disposed within an internal body vessel |
US10828065B2 (en) | 2017-08-28 | 2020-11-10 | Covidien Lp | Surgical access system |
US10675056B2 (en) | 2017-09-07 | 2020-06-09 | Covidien Lp | Access apparatus with integrated fluid connector and control valve |
US10505297B2 (en) * | 2018-03-28 | 2019-12-10 | Intel Corporation | Pin through solder interconnect and methods |
CN108834327B (en) * | 2018-06-04 | 2020-09-18 | 北京航天时代光电科技有限公司 | Assembly method of EEPROM chip |
US11389193B2 (en) | 2018-10-02 | 2022-07-19 | Covidien Lp | Surgical access device with fascial closure system |
US11457949B2 (en) | 2018-10-12 | 2022-10-04 | Covidien Lp | Surgical access device and seal guard for use therewith |
US11166748B2 (en) | 2019-02-11 | 2021-11-09 | Covidien Lp | Seal assemblies for surgical access assemblies |
US10792071B2 (en) | 2019-02-11 | 2020-10-06 | Covidien Lp | Seals for surgical access assemblies |
US11000313B2 (en) | 2019-04-25 | 2021-05-11 | Covidien Lp | Seals for surgical access devices |
US11413068B2 (en) | 2019-05-09 | 2022-08-16 | Covidien Lp | Seal assemblies for surgical access assemblies |
US11259840B2 (en) | 2019-06-21 | 2022-03-01 | Covidien Lp | Valve assemblies for surgical access assemblies |
US11357542B2 (en) | 2019-06-21 | 2022-06-14 | Covidien Lp | Valve assembly and retainer for surgical access assembly |
US11259841B2 (en) | 2019-06-21 | 2022-03-01 | Covidien Lp | Seal assemblies for surgical access assemblies |
US11413065B2 (en) | 2019-06-28 | 2022-08-16 | Covidien Lp | Seal assemblies for surgical access assemblies |
US11399865B2 (en) | 2019-08-02 | 2022-08-02 | Covidien Lp | Seal assemblies for surgical access assemblies |
CN110565058B (en) * | 2019-08-29 | 2021-07-27 | 江苏长电科技股份有限公司 | Magnetron sputtering method of BGA product |
US11432843B2 (en) | 2019-09-09 | 2022-09-06 | Covidien Lp | Centering mechanisms for a surgical access assembly |
US11523842B2 (en) | 2019-09-09 | 2022-12-13 | Covidien Lp | Reusable surgical port with disposable seal assembly |
US11812991B2 (en) | 2019-10-18 | 2023-11-14 | Covidien Lp | Seal assemblies for surgical access assemblies |
US11464540B2 (en) | 2020-01-17 | 2022-10-11 | Covidien Lp | Surgical access device with fixation mechanism |
US11576701B2 (en) | 2020-03-05 | 2023-02-14 | Covidien Lp | Surgical access assembly having a pump |
US11642153B2 (en) | 2020-03-19 | 2023-05-09 | Covidien Lp | Instrument seal for surgical access assembly |
US11541218B2 (en) | 2020-03-20 | 2023-01-03 | Covidien Lp | Seal assembly for a surgical access assembly and method of manufacturing the same |
US11446058B2 (en) | 2020-03-27 | 2022-09-20 | Covidien Lp | Fixture device for folding a seal member |
US11717321B2 (en) | 2020-04-24 | 2023-08-08 | Covidien Lp | Access assembly with retention mechanism |
US11622790B2 (en) | 2020-05-21 | 2023-04-11 | Covidien Lp | Obturators for surgical access assemblies and methods of assembly thereof |
US11751908B2 (en) | 2020-06-19 | 2023-09-12 | Covidien Lp | Seal assembly for surgical access assemblies |
Citations (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4332341A (en) * | 1979-12-26 | 1982-06-01 | Bell Telephone Laboratories, Incorporated | Fabrication of circuit packages using solid phase solder bonding |
US4371912A (en) * | 1980-10-01 | 1983-02-01 | Motorola, Inc. | Method of mounting interrelated components |
US4638348A (en) * | 1982-08-10 | 1987-01-20 | Brown David F | Semiconductor chip carrier |
US4716049A (en) * | 1985-12-20 | 1987-12-29 | Hughes Aircraft Company | Compressive pedestal for microminiature connections |
US4761681A (en) * | 1982-09-08 | 1988-08-02 | Texas Instruments Incorporated | Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration |
US4841355A (en) * | 1988-02-10 | 1989-06-20 | Amdahl Corporation | Three-dimensional microelectronic package for semiconductor chips |
US4868712A (en) * | 1987-02-04 | 1989-09-19 | Woodman John K | Three dimensional integrated circuit package |
US4956694A (en) * | 1988-11-04 | 1990-09-11 | Dense-Pac Microsystems, Inc. | Integrated circuit chip stacking |
US5010233A (en) * | 1988-11-29 | 1991-04-23 | Amp Incorporated | Self regulating temperature heater as an integral part of a printed circuit board |
US5012323A (en) * | 1989-11-20 | 1991-04-30 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
US5128831A (en) * | 1991-10-31 | 1992-07-07 | Micron Technology, Inc. | High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias |
US5172049A (en) * | 1990-10-15 | 1992-12-15 | Advantest Corporation | IC test equipment |
US5231304A (en) * | 1989-07-27 | 1993-07-27 | Grumman Aerospace Corporation | Framed chip hybrid stacked layer assembly |
US5239447A (en) * | 1991-09-13 | 1993-08-24 | International Business Machines Corporation | Stepped electronic device package |
US5311401A (en) * | 1991-07-09 | 1994-05-10 | Hughes Aircraft Company | Stacked chip assembly and manufacturing method therefor |
US5313096A (en) * | 1992-03-16 | 1994-05-17 | Dense-Pac Microsystems, Inc. | IC chip package having chip attached to and wire bonded within an overlying substrate |
US5373189A (en) * | 1992-08-13 | 1994-12-13 | Commissariate A L'energie Atomique | Three-dimensional multichip module |
US5384689A (en) * | 1993-12-20 | 1995-01-24 | Shen; Ming-Tung | Integrated circuit chip including superimposed upper and lower printed circuit boards |
US5397997A (en) * | 1991-08-23 | 1995-03-14 | Nchip, Inc. | Burn-in technologies for unpackaged integrated circuits |
US5615824A (en) * | 1994-06-07 | 1997-04-01 | Tessera, Inc. | Soldering with resilient contacts |
US5616958A (en) * | 1995-01-25 | 1997-04-01 | International Business Machines Corporation | Electronic package |
US5625221A (en) * | 1994-03-03 | 1997-04-29 | Samsung Electronics Co., Ltd. | Semiconductor assembly for a three-dimensional integrated circuit package |
US5637536A (en) * | 1993-08-13 | 1997-06-10 | Thomson-Csf | Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom |
US5639696A (en) * | 1996-01-31 | 1997-06-17 | Lsi Logic Corporation | Microelectronic integrated circuit mounted on circuit board with solder column grid array interconnection, and method of fabricating the solder column grid array |
US5639695A (en) * | 1994-11-02 | 1997-06-17 | Motorola, Inc. | Low-profile ball-grid array semiconductor package and method |
US5642261A (en) * | 1993-12-20 | 1997-06-24 | Sgs-Thomson Microelectronics, Inc. | Ball-grid-array integrated circuit package with solder-connected thermal conductor |
US5645123A (en) * | 1993-12-28 | 1997-07-08 | Kabushiki Kaisha Toshiba | Semiconductor device having temperature regulation means formed in circuit board |
US5648405A (en) * | 1992-12-30 | 1997-07-15 | E. I. Du Pont De Nemours And Company | Aqueous ink jet inks |
US5677566A (en) * | 1995-05-08 | 1997-10-14 | Micron Technology, Inc. | Semiconductor chip package |
US5686318A (en) * | 1995-12-22 | 1997-11-11 | Micron Technology, Inc. | Method of forming a die-to-insert permanent connection |
US5834945A (en) * | 1996-12-31 | 1998-11-10 | Micron Technology, Inc. | High speed temporary package and interconnect for testing semiconductor dice and method of fabrication |
US5898992A (en) * | 1996-04-30 | 1999-05-04 | Pressac Limited | Method of mounting circuit components on a flexible substrate |
US5911897A (en) * | 1997-01-13 | 1999-06-15 | Micro Control Company | Temperature control for high power burn-in for integrated circuits |
US5988487A (en) * | 1997-05-27 | 1999-11-23 | Fujitsu Limited | Captured-cell solder printing and reflow methods |
US6121576A (en) * | 1998-09-02 | 2000-09-19 | Micron Technology, Inc. | Method and process of contact to a heat softened solder ball array |
US6165885A (en) * | 1995-08-02 | 2000-12-26 | International Business Machines Corporation | Method of making components with solder balls |
US20050133573A1 (en) * | 2003-12-23 | 2005-06-23 | Arthur Bayot | Solder contact reworking using a flux plate and sequeegee |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5659234A (en) * | 1979-10-19 | 1981-05-22 | Fujitsu Ltd | Mask reinforcing method |
JPS60194548A (en) * | 1984-03-16 | 1985-10-03 | Nec Corp | Chip carrier |
JPH03132093A (en) * | 1989-10-18 | 1991-06-05 | Fujitsu Ltd | Press head structure for solder press |
JP2672910B2 (en) * | 1991-09-20 | 1997-11-05 | シャープ株式会社 | Solder connection method of printed wiring board |
JP3014020B2 (en) * | 1993-12-16 | 2000-02-28 | 日本電気株式会社 | Method for manufacturing semiconductor device |
JP2595909B2 (en) * | 1994-09-14 | 1997-04-02 | 日本電気株式会社 | Semiconductor device |
US5648679A (en) * | 1994-09-16 | 1997-07-15 | National Semiconductor Corporation | Tape ball lead integrated circuit package |
JP2828069B2 (en) * | 1996-10-11 | 1998-11-25 | 松下電器産業株式会社 | Soldering method of work with bump |
JPH11112133A (en) * | 1997-10-03 | 1999-04-23 | Nippon Avionics Co Ltd | Method for planarizing solder bump |
-
1998
- 1998-09-02 US US09/145,832 patent/US6121576A/en not_active Expired - Lifetime
-
2000
- 2000-07-18 US US09/618,885 patent/US6329637B1/en not_active Expired - Fee Related
-
2001
- 2001-06-26 US US09/892,156 patent/US6420681B1/en not_active Expired - Lifetime
-
2002
- 2002-07-15 US US10/196,396 patent/US6614003B2/en not_active Expired - Lifetime
-
2003
- 2003-08-29 US US10/651,664 patent/US6967307B2/en not_active Expired - Fee Related
-
2005
- 2005-11-02 US US11/265,610 patent/US20060081583A1/en not_active Abandoned
Patent Citations (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4332341A (en) * | 1979-12-26 | 1982-06-01 | Bell Telephone Laboratories, Incorporated | Fabrication of circuit packages using solid phase solder bonding |
US4371912A (en) * | 1980-10-01 | 1983-02-01 | Motorola, Inc. | Method of mounting interrelated components |
US4638348A (en) * | 1982-08-10 | 1987-01-20 | Brown David F | Semiconductor chip carrier |
US4761681A (en) * | 1982-09-08 | 1988-08-02 | Texas Instruments Incorporated | Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration |
US4716049A (en) * | 1985-12-20 | 1987-12-29 | Hughes Aircraft Company | Compressive pedestal for microminiature connections |
US4868712A (en) * | 1987-02-04 | 1989-09-19 | Woodman John K | Three dimensional integrated circuit package |
US4841355A (en) * | 1988-02-10 | 1989-06-20 | Amdahl Corporation | Three-dimensional microelectronic package for semiconductor chips |
US4956694A (en) * | 1988-11-04 | 1990-09-11 | Dense-Pac Microsystems, Inc. | Integrated circuit chip stacking |
US5010233A (en) * | 1988-11-29 | 1991-04-23 | Amp Incorporated | Self regulating temperature heater as an integral part of a printed circuit board |
US5231304A (en) * | 1989-07-27 | 1993-07-27 | Grumman Aerospace Corporation | Framed chip hybrid stacked layer assembly |
US5012323A (en) * | 1989-11-20 | 1991-04-30 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
US5172049A (en) * | 1990-10-15 | 1992-12-15 | Advantest Corporation | IC test equipment |
US5311401A (en) * | 1991-07-09 | 1994-05-10 | Hughes Aircraft Company | Stacked chip assembly and manufacturing method therefor |
US5397997A (en) * | 1991-08-23 | 1995-03-14 | Nchip, Inc. | Burn-in technologies for unpackaged integrated circuits |
US5239447A (en) * | 1991-09-13 | 1993-08-24 | International Business Machines Corporation | Stepped electronic device package |
US5128831A (en) * | 1991-10-31 | 1992-07-07 | Micron Technology, Inc. | High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias |
US5313096A (en) * | 1992-03-16 | 1994-05-17 | Dense-Pac Microsystems, Inc. | IC chip package having chip attached to and wire bonded within an overlying substrate |
US5373189A (en) * | 1992-08-13 | 1994-12-13 | Commissariate A L'energie Atomique | Three-dimensional multichip module |
US5648405A (en) * | 1992-12-30 | 1997-07-15 | E. I. Du Pont De Nemours And Company | Aqueous ink jet inks |
US5637536A (en) * | 1993-08-13 | 1997-06-10 | Thomson-Csf | Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom |
US5384689A (en) * | 1993-12-20 | 1995-01-24 | Shen; Ming-Tung | Integrated circuit chip including superimposed upper and lower printed circuit boards |
US5642261A (en) * | 1993-12-20 | 1997-06-24 | Sgs-Thomson Microelectronics, Inc. | Ball-grid-array integrated circuit package with solder-connected thermal conductor |
US5645123A (en) * | 1993-12-28 | 1997-07-08 | Kabushiki Kaisha Toshiba | Semiconductor device having temperature regulation means formed in circuit board |
US5625221A (en) * | 1994-03-03 | 1997-04-29 | Samsung Electronics Co., Ltd. | Semiconductor assembly for a three-dimensional integrated circuit package |
US5615824A (en) * | 1994-06-07 | 1997-04-01 | Tessera, Inc. | Soldering with resilient contacts |
US5639695A (en) * | 1994-11-02 | 1997-06-17 | Motorola, Inc. | Low-profile ball-grid array semiconductor package and method |
US5616958A (en) * | 1995-01-25 | 1997-04-01 | International Business Machines Corporation | Electronic package |
US5677566A (en) * | 1995-05-08 | 1997-10-14 | Micron Technology, Inc. | Semiconductor chip package |
US6165885A (en) * | 1995-08-02 | 2000-12-26 | International Business Machines Corporation | Method of making components with solder balls |
US5686318A (en) * | 1995-12-22 | 1997-11-11 | Micron Technology, Inc. | Method of forming a die-to-insert permanent connection |
US5639696A (en) * | 1996-01-31 | 1997-06-17 | Lsi Logic Corporation | Microelectronic integrated circuit mounted on circuit board with solder column grid array interconnection, and method of fabricating the solder column grid array |
US5898992A (en) * | 1996-04-30 | 1999-05-04 | Pressac Limited | Method of mounting circuit components on a flexible substrate |
US5834945A (en) * | 1996-12-31 | 1998-11-10 | Micron Technology, Inc. | High speed temporary package and interconnect for testing semiconductor dice and method of fabrication |
US5911897A (en) * | 1997-01-13 | 1999-06-15 | Micro Control Company | Temperature control for high power burn-in for integrated circuits |
US5988487A (en) * | 1997-05-27 | 1999-11-23 | Fujitsu Limited | Captured-cell solder printing and reflow methods |
US6121576A (en) * | 1998-09-02 | 2000-09-19 | Micron Technology, Inc. | Method and process of contact to a heat softened solder ball array |
US6329637B1 (en) * | 1998-09-02 | 2001-12-11 | Micron Technology, Inc. | Method and process of contract to a heat softened solder ball array |
US6420681B1 (en) * | 1998-09-02 | 2002-07-16 | Micron Technology, Inc. | Method and process of contact to a heat softened solder ball array |
US6614003B2 (en) * | 1998-09-02 | 2003-09-02 | Micron Technology, Inc. | Method and process of contact to a heat softened solder ball array |
US20050133573A1 (en) * | 2003-12-23 | 2005-06-23 | Arthur Bayot | Solder contact reworking using a flux plate and sequeegee |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050258525A1 (en) * | 2001-08-21 | 2005-11-24 | Anderson Richard S | Sensor isolation system |
US7679171B2 (en) * | 2001-08-21 | 2010-03-16 | The Charles Stark Draper Laboratories, Inc. | Sensor isolation system |
US20070252609A1 (en) * | 2006-04-30 | 2007-11-01 | Semiconductor Manufacturing International (Shanghai) Corporation | BGA package holder device and method for testing of BGA packages |
US7541827B2 (en) * | 2006-04-30 | 2009-06-02 | Semiconductor Manufacturing International (Shanghai) Corporation | BGA package holder device and method for testing of BGA packages |
US20090212783A1 (en) * | 2006-04-30 | 2009-08-27 | Semiconductor Manufacturing International (Shanghai) Corporation | BGA Package Holder Device and Method for Testing of BGA Packages |
US7932739B2 (en) | 2006-04-30 | 2011-04-26 | Semiconductor Manufacturing International (Shanghai) Corporation | BGA package holder device and method for testing of BGA packages |
US20080034341A1 (en) * | 2006-08-03 | 2008-02-07 | Lior Amarilio | Methods and computer readable media implementing a modified routing grid to increase routing densities of customizable logic array devices |
US7735041B2 (en) * | 2006-08-03 | 2010-06-08 | Chipx, Inc. | Methods and computer readable media implementing a modified routing grid to increase routing densities of customizable logic array devices |
US20080050904A1 (en) * | 2006-08-28 | 2008-02-28 | Micron Technology, Inc. | Methods for attaching microfeature dies to external devices |
US7648856B2 (en) * | 2006-08-28 | 2010-01-19 | Micron Technology, Inc. | Methods for attaching microfeature dies to external devices |
US9312239B2 (en) | 2010-10-19 | 2016-04-12 | Tessera, Inc. | Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics |
US8941999B2 (en) | 2010-10-19 | 2015-01-27 | Tessera, Inc. | Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics |
US8928153B2 (en) | 2011-04-21 | 2015-01-06 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US9281266B2 (en) | 2011-04-21 | 2016-03-08 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
US8952516B2 (en) * | 2011-04-21 | 2015-02-10 | Tessera, Inc. | Multiple die stacking for two or more die |
US10622289B2 (en) | 2011-04-21 | 2020-04-14 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
US9013033B2 (en) | 2011-04-21 | 2015-04-21 | Tessera, Inc. | Multiple die face-down stacking for two or more die |
US9093291B2 (en) | 2011-04-21 | 2015-07-28 | Tessera, Inc. | Flip-chip, face-up and face-down wirebond combination package |
US9281295B2 (en) | 2011-04-21 | 2016-03-08 | Invensas Corporation | Embedded heat spreader for package with multiple microelectronic elements and face-down connection |
US9806017B2 (en) | 2011-04-21 | 2017-10-31 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US20130100616A1 (en) * | 2011-04-21 | 2013-04-25 | Tessera, Inc. | Multiple die stacking for two or more die |
US9312244B2 (en) | 2011-04-21 | 2016-04-12 | Tessera, Inc. | Multiple die stacking for two or more die |
US9437579B2 (en) | 2011-04-21 | 2016-09-06 | Tessera, Inc. | Multiple die face-down stacking for two or more die |
US9640515B2 (en) | 2011-04-21 | 2017-05-02 | Tessera, Inc. | Multiple die stacking for two or more die |
US9735093B2 (en) | 2011-04-21 | 2017-08-15 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
US20130135000A1 (en) * | 2011-11-28 | 2013-05-30 | Samsung Electronics Co., Ltd. | Semiconductor test board and semiconductor board |
US8970028B2 (en) | 2011-12-29 | 2015-03-03 | Invensas Corporation | Embedded heat spreader for package with multiple microelectronic elements and face-down connection |
Also Published As
Publication number | Publication date |
---|---|
US6329637B1 (en) | 2001-12-11 |
US20020179584A1 (en) | 2002-12-05 |
US6967307B2 (en) | 2005-11-22 |
US6614003B2 (en) | 2003-09-02 |
US6121576A (en) | 2000-09-19 |
US6420681B1 (en) | 2002-07-16 |
US20040035841A1 (en) | 2004-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6967307B2 (en) | Method and process of contact to a heat softened solder ball array | |
US5986460A (en) | BGA package semiconductor device and inspection method therefor | |
US6489790B1 (en) | Socket including pressure conductive rubber and mesh for testing of ball grid array package | |
US6337575B1 (en) | Methods of testing integrated circuitry, methods of forming tester substrates, and circuitry testing substrates | |
US5686353A (en) | Semiconductor device and manufacturing method thereof | |
US6094060A (en) | Test head for applying signals in a burn-in test of an integrated circuit | |
US6004833A (en) | Method for constructing a leadless array package | |
US5604445A (en) | Apparatus, and corresponding method, for stress testing semiconductor chips | |
US20020013014A1 (en) | Method and structure for manufacturing improved yield semiconductor packaged devices | |
US6399474B1 (en) | Method and apparatus for precoining BGA type packages prior to electrical characterization | |
US20030089977A1 (en) | Package enclosing multiple packaged chips | |
US6281693B1 (en) | Semiconductor device test board and a method of testing a semiconductor device | |
US6433565B1 (en) | Test fixture for flip chip ball grid array circuits | |
US6476625B1 (en) | Method for determining coplanarity of electrical contact of BGA type packages prior to electrical characterization | |
JP2885283B2 (en) | Circuit element for flip chip connection | |
US20030011060A1 (en) | Semiconductor die adapter and method of using | |
JP3365879B2 (en) | Method for manufacturing semiconductor device | |
US6720574B2 (en) | Method of testing a semiconductor chip | |
KR200177064Y1 (en) | Device for testing electrical property of ball grid array package | |
KR20000007516A (en) | Flip chip burn-in test substrate and burn-in testing method using thereof | |
KR960002721A (en) | Manufacturing method of known good die and apparatus therefor | |
JPH05206233A (en) | Aging equipment for semiconductor | |
JPH11149969A (en) | Socket for inspection device of semiconductor device | |
JP2003023023A (en) | Chip with bump for measuring bonding damage | |
JPH05340996A (en) | Burn-in method for bare chip ic |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |