US20060049526A1 - Processing methods of forming an electrically conductive plug to a node location - Google Patents
Processing methods of forming an electrically conductive plug to a node location Download PDFInfo
- Publication number
- US20060049526A1 US20060049526A1 US11/262,278 US26227805A US2006049526A1 US 20060049526 A1 US20060049526 A1 US 20060049526A1 US 26227805 A US26227805 A US 26227805A US 2006049526 A1 US2006049526 A1 US 2006049526A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- lines
- substrate
- conductive lines
- node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/485—Bit line contacts
Definitions
- This invention concerns processing methods of forming an electrically conductive plug to a node location. This invention also concerns methods of forming an electrical connection with an integrated circuit memory cell node location.
- Fabrication of integrated circuitry typically involves forming electrical connections to substrate node locations.
- electrical connections include those which are made to and between storage capacitors and substrate diffusion regions.
- a first way of forming such electrical connections involves depositing a thick insulator material, such as borophosphosilicate glass, over the substrate and then conducting a self-aligned etch thereof to form a contact opening.
- the contact opening, or at least a portion thereof, is subsequently filled with conductive material.
- a second way of forming such electrical. connections involves depositing a conductive material over the entire substrate, patterning and etching such material to define desired electrical connections, and subsequently forming an insulating dielectric layer over the substrate. Contact openings can then be etched through the dielectric layer. Again, challenges are posed with respect to etching the contact openings through the dielectric layer.
- This invention grew out of concerns associated with improving the manner in which electrical connections are made to or with integrated circuit substrate node locations. This invention also grew out of concerns associated with improving the manner in which electrical connections are made with integrated circuit memory cell node locations.
- a substrate node location is laterally surrounded with insulating material and left outwardly exposed.
- Conductive material is deposited over the exposed node location.
- a photomaskless etch of the conductive material is conducted to a degree sufficient to leave a plug of conductive material over the node location.
- the insulating material with which such node location is surrounded constitutes insulating material portions which are provided relative to conductive lines which are formed over the substrate.
- such conductive lines form a grid of insulating material which, in turn, defines the node location.
- a plurality of insulated conductive lines are formed over a substrate. At least some of the conductive lines constitute word lines and at least some of the conductive lines constitute bit lines.
- the lines are preferably formed to define and laterally surround an active area substrate location.
- the substrate location is preferably surrounded by at least four of the lines.
- Conductive material is deposited over the substrate and the conductive lines and in electrical contact with the node location. The conductive material is then removed to a degree sufficient to form an isolated plug of conductive material over the node location and between the four conductive lines.
- FIG. 1 is a top plan view of a semiconductor wafer fragment at one processing step in accordance with the invention.
- FIG. 2 is a view of the FIG. 1 wafer fragment taken along line 2 - 2 in FIG. 1 .
- FIG. 3 is a view of the FIG. 1 wafer fragment taken along line 3 - 3 in FIG. 1 .
- FIG. 4 is a view of a portion of the FIG. 1 wafer fragment at a processing step subsequent to that shown by FIG. 1 .
- FIG. 5 is a view of the FIG. 4 wafer fragment taken along line 5 - 5 in FIG. 4 .
- FIG. 6 is a view of the FIG. 4 wafer fragment at a processing step subsequent to that shown by FIG. 4 .
- FIG. 7 is a view of a portion of the FIG. 6 wafer fragment taken along line 7 - 7 in FIG. 6 .
- FIG. 8 is a view of the FIG. 7 wafer fragment at a processing step subsequent to that shown by FIG. 7 .
- FIG. 9 is a view of the FIG. 7 wafer fragment at a processing step subsequent to that shown by FIG. 8 .
- FIG. 10 is a view of the FIG. 7 wafer fragment at a processing step subsequent to that shown by FIG. 9 .
- a semiconductor wafer fragment is shown generally at 10 and comprises a semiconductive substrate 12 .
- semiconductive substrate is defined to mean any construction comprising semiconductive material, including, but not limited to bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
- substrate 12 comprises an integrated circuit memory array area and a peripheral area. For purposes of the discussion herein, only a portion of the memory array area is shown.
- a plurality of isolation oxide runners 14 are formed within substrate 12 .
- One method of forming such runners is by trench and refill techniques in which substrate portions are etched away and back-filled with isolation oxide. Subsequent planarization provides the illustrated isolation oxide runners.
- Respective pairs of runners such as pairs 16 define continuous active areas or regions therebetween, such as respective active areas or regions 18 .
- Active areas or regions 18 constitute continuous active areas which are formed within or relative if to substrate 12 .
- a plurality of laterally spaced apart insulative conductive lines 20 , 22 , 24 , and 26 are formed over substrate 12 and disposed generally transverse individual isolation oxide runners 14 .
- the illustrated conductive lines are formed, in the preferred embodiment, to have respective insulative or insulating sidewall spacers (shown in FIG. 2 but not specifically designated) and insulative or insulating caps (shown in FIG. 2 but not specifically designated).
- Conductive lines 20 , 22 , 24 , and 26 constitute a first series of conductive lines which are formed relative to substrate 12 .
- substrate 12 supports integrated circuitry which forms memory cells. Even more preferably, such memory cells constitute dynamic random access memory cells.
- word line pair 22 , 24 share an intervening contact of adjacent pairs. of memory cells, which in turn share a diffusion region (described below) in substrate 12 .
- Electrical isolation between the adjacent pairs of memory cells is provided by intervening conductive isolation lines 20 , 26 which are formed in conjunction with the formation of word lines 22 , 24 . Lines 20 , 26 in operation are connected with ground or a suitable negative voltage and effectively substitute for the electrical isolation formerly provided by field oxide.
- conductive lines 20 , 22 , 24 , and 26 have respective conductive line tops 21 , 23 , 25 , and 27 . Such line tops are defined by the insulating or insulative caps mentioned above.
- a plurality of laterally spaced apart insulated conductive memory cell bit lines 28 , 30 , and 32 are formed elevationally outwardly of conductive lines 20 , 22 , 24 , and 26 and their respective conductive line tops, and are disposed generally transverse relative to the word lines.
- the bit lines are indicated in FIG. 1 as a second series of parallel lines at least portions of which are disposed elevationally over the first series lines 20 , 22 , 24 , and 26 .
- individual bit lines are formed elevationally over respective individual isolation oxide runners 14 as best shown in FIG. 2 for bit line 28 in corresponding extent and shape.
- the first and second series of conductive lines collectively constitute a plurality of upstanding devices, with individual conductive word/isolation lines and bit lines constituting a grid of insulated lines which are formed relative to substrate 12 .
- node locations 34 , 36 , and 38 with which electrical connection is desired are defined by the grid of upstanding devices and between conductive line pairs 20 , 22 , and 22 , 24 , and 24 , 26 which are formed elevationally outwardly thereof. Although only three node locations are shown for purposes of illustration, other node locations are formed over the array area defined by substrate 12 .
- node locations 34 , 36 , and 38 constitute respective diffusion regions 40 , 42 , and 44 which are outwardly exposed.
- node locations 34 , 36 , and 38 also constitute first substrate locations which are laterally surrounded with insulating material.
- such insulating material constitutes insulative portions of first series conductive lines 20 , 22 , 24 , and 26 , and second series conductive bit lines 28 , 30 , and 32 which are formed elevationally outwardly of and generally transverse relative to conductive lines 20 , 22 , 24 , and 26 .
- the conductive word/isolation and bit lines are formed to define an adjacent active area substrate location (corresponding to respective node locations 34 , 36 , and 38 ) which is laterally surrounded by four of the insulated conductive lines.
- two of such lines constitute first series lines, and two of such lines constitute second series lines.
- a mask can and preferably is utilized to define and expose a plurality of areas 37 ( FIG. 1 ) proximate respective bit lines 28 , 30 , and 32 .
- Areas 37 constitute areas which laterally expose respective sidewall spacers over the diagrammatically illustrated bit lines 28 , 30 , and 32 .
- such sidewall spacers are formed from an oxide or nitride material.
- the sidewall spacers of conductive lines 20 , 22 , 24 , and 26 comprise a nitride material while those of bit lines 28 , 30 , and 32 comprise an oxide material.
- the exposed sidewall portions 37 of bit lines 28 , 30 , and 32 are etched in a wet etch comprising HF at a substantially higher rate than the nitride material sidewalls of conductive lines 20 , 22 , 24 , and 26 . Accordingly, such enables contact to be made relative to the bit lines without appreciably etching any inadvertently exposed sidewall material of conductive lines 20 , 22 , 24 , and 26 .
- conductive material 46 is formed or deposited over the grid and the exposed node locations.
- Exemplary materials for conductive material 46 are polysilicon, tungsten, and the like.
- conductive material is chemical vapor deposited to achieve a degree of conformal coverage.
- Conductive material 46 is deposited over the conductive lines and in electrical connection with the respective node locations as shown in FIG. 5 .
- Conductive material 46 is also preferably in contact with the exposed portions of the bit line sidewalls corresponding to areas 37 ( FIG.
- a desired amount of conductive material can be less than the height of adjacent conductive lines, but an amount which is sufficient to fill the spaces between the lines.
- conductive material 46 is removed to a degree sufficient to form isolated plugs 48 , 50 , and 52 of conductive material ( FIG. 6 ) respectively, over node locations 34 , 36 , and 38 .
- Plug 52 is shown in its cross-sectional entirety in FIG. 7 .
- a photomaskless etch is conducted of conductive material 46 ( FIG. 5 ) to a degree which is sufficient to remove the conductive material from elevationally outward of the insulating material constituting portions of the conductive lines, and to a degree which is sufficient to leave plugs 48 , 50 , and 52 over respective node locations 34 , 36 , and 38 .
- the photomaskless etch constitutes an etch which is conducted in the absence of any photomasking material laterally proximate the node location. Even more preferably, such etch is conducted in the absence of any photomasking material over the substrate.
- the photomaskless etch desirably permits conductive material to be removed from outside or outwardly of the illustrated array area without the need for a mask in or over the array area.
- the preferred etching of conductive material 46 constitutes an isotropic etch of the material to a degree sufficient to completely remove conductive material from over the conductive word/isolation lines, and to expose the insulating material portions of lines 24 , 26 . Exemplary etches include wet or dry etches, with the latter being preferred.
- exemplary dry etch chemistries can include one or more of the following: CF 4 , SF 6 , or NF 3 . Accordingly, the conductive material constituting plug 52 is preferably recessed to elevationally below uppermost surfaces or line tops 25 , 27 .
- a layer 54 is formed over substrate 12 .
- layer 54 comprises an insulating or insulative material such as borophosphosilicate glass which is formed over the substrate.
- An exemplary thickness for layer 54 is 0.5 ⁇ m to 1.5 ⁇ m.
- an opening 56 is etched or otherwise formed through insulative layer 54 to outwardly expose conductive material of plug 52 overlying node location 38 .
- an opening 56 is anisotropically etched to outwardly expose plug 52 .
- a second, spaced apart substrate location 58 is formed elevationally outward of and in electrical contact with the first substrate location defined by node location 38 .
- the spaced apart first and second substrate locations constitute part of an integrated circuitry memory cell and substrate location 58 constitutes a storage capacitor having a storage node 60 , a dielectric layer 62 , and cell plate 64 .
- at least a portion of the storage capacitor is disposed elevationally outwardly, above or over the previously formed bit lines 28 , 30 , and 32 ( FIG. 1 ). Accordingly, such constitutes a capacitor-over-bit-line dynamic random access memory cell.
- Other integrated circuit first and second substrate locations are possible, including ones which are not necessarily associated with the above described integrated circuit memory cells.
Abstract
Methods of forming electrical connections with an integrated circuitry substrate node location are described. According to one aspect of the invention, a substrate node location is laterally surrounded with insulating material and left outwardly exposed. Conductive material is deposited over the exposed node location. Subsequently, a photomaskless etch of the conductive material is conducted to a degree sufficient to leave a plug of conductive material over the node location. In a preferred implementation, the insulating material with which such node location is surrounded constitutes insulating material portions which are provided relative to conductive lines which are formed over the substrate. In another preferred implementation, such conductive lines form a grid of insulating material which, in turn, defines the node location. According to a preferred aspect of the invention, a plurality of insulated conductive lines are formed over a substrate. At least some of the conductive lines constitute word lines and at least some of the conductive lines constitute bit lines. The lines are preferably formed to define and laterally surround an active area substrate location. The substrate location is preferably surrounded by at least four of the lines. Conductive material is deposited over the substrate and the conductive lines and in electrical contact with the node location. The conductive material is then removed to a degree sufficient to form an isolated plug of conductive material over the node location and between the four conductive lines.
Description
- This invention concerns processing methods of forming an electrically conductive plug to a node location. This invention also concerns methods of forming an electrical connection with an integrated circuit memory cell node location.
- Fabrication of integrated circuitry typically involves forming electrical connections to substrate node locations. In the context of integrated circuit memory devices, such as dynamic random access memory devices, such electrical connections include those which are made to and between storage capacitors and substrate diffusion regions.
- In the past, there have been at least two ways to make such electrical connections. A first way of forming such electrical connections involves depositing a thick insulator material, such as borophosphosilicate glass, over the substrate and then conducting a self-aligned etch thereof to form a contact opening. The contact opening, or at least a portion thereof, is subsequently filled with conductive material. As aspect ratios of such contact openings increase, it becomes more challenging to form such openings and electrical connections. A second way of forming such electrical. connections involves depositing a conductive material over the entire substrate, patterning and etching such material to define desired electrical connections, and subsequently forming an insulating dielectric layer over the substrate. Contact openings can then be etched through the dielectric layer. Again, challenges are posed with respect to etching the contact openings through the dielectric layer.
- This invention grew out of concerns associated with improving the manner in which electrical connections are made to or with integrated circuit substrate node locations. This invention also grew out of concerns associated with improving the manner in which electrical connections are made with integrated circuit memory cell node locations.
- Methods of forming electrical connections with an integrated circuit substrate node location are described. According to one aspect of the invention, a substrate node location is laterally surrounded with insulating material and left outwardly exposed. Conductive material is deposited over the exposed node location. Subsequently, a photomaskless etch of the conductive material is conducted to a degree sufficient to leave a plug of conductive material over the node location. In a preferred implementation, the insulating material with which such node location is surrounded constitutes insulating material portions which are provided relative to conductive lines which are formed over the substrate. In another preferred implementation, such conductive lines form a grid of insulating material which, in turn, defines the node location. According to a preferred aspect of the invention, a plurality of insulated conductive lines are formed over a substrate. At least some of the conductive lines constitute word lines and at least some of the conductive lines constitute bit lines. The lines are preferably formed to define and laterally surround an active area substrate location. The substrate location is preferably surrounded by at least four of the lines. Conductive material is deposited over the substrate and the conductive lines and in electrical contact with the node location. The conductive material is then removed to a degree sufficient to form an isolated plug of conductive material over the node location and between the four conductive lines.
- Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
-
FIG. 1 is a top plan view of a semiconductor wafer fragment at one processing step in accordance with the invention. -
FIG. 2 is a view of theFIG. 1 wafer fragment taken along line 2-2 inFIG. 1 . -
FIG. 3 is a view of theFIG. 1 wafer fragment taken along line 3-3 inFIG. 1 . -
FIG. 4 is a view of a portion of theFIG. 1 wafer fragment at a processing step subsequent to that shown byFIG. 1 . -
FIG. 5 is a view of theFIG. 4 wafer fragment taken along line 5-5 inFIG. 4 . -
FIG. 6 is a view of theFIG. 4 wafer fragment at a processing step subsequent to that shown byFIG. 4 . -
FIG. 7 is a view of a portion of theFIG. 6 wafer fragment taken along line 7-7 inFIG. 6 . -
FIG. 8 is a view of theFIG. 7 wafer fragment at a processing step subsequent to that shown byFIG. 7 . -
FIG. 9 is a view of theFIG. 7 wafer fragment at a processing step subsequent to that shown byFIG. 8 . -
FIG. 10 is a view of theFIG. 7 wafer fragment at a processing step subsequent to that shown byFIG. 9 . - This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
- Referring to
FIG. 1 , a semiconductor wafer fragment is shown generally at 10 and comprises asemiconductive substrate 12. In the context of this document, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. In the preferred embodiment,substrate 12 comprises an integrated circuit memory array area and a peripheral area. For purposes of the discussion herein, only a portion of the memory array area is shown. - A plurality of
isolation oxide runners 14 are formed withinsubstrate 12. One method of forming such runners is by trench and refill techniques in which substrate portions are etched away and back-filled with isolation oxide. Subsequent planarization provides the illustrated isolation oxide runners. Respective pairs of runners such aspairs 16 define continuous active areas or regions therebetween, such as respective active areas orregions 18. Active areas orregions 18 constitute continuous active areas which are formed within or relative if tosubstrate 12. A plurality of laterally spaced apart insulativeconductive lines substrate 12 and disposed generally transverse individualisolation oxide runners 14. The illustrated conductive lines are formed, in the preferred embodiment, to have respective insulative or insulating sidewall spacers (shown inFIG. 2 but not specifically designated) and insulative or insulating caps (shown inFIG. 2 but not specifically designated). -
Conductive lines substrate 12. In the illustrated and preferred embodiment,substrate 12 supports integrated circuitry which forms memory cells. Even more preferably, such memory cells constitute dynamic random access memory cells. Accordingly,word line pair substrate 12. Electrical isolation between the adjacent pairs of memory cells is provided by interveningconductive isolation lines word lines Lines - Referring to
FIGS. 1-3 ,conductive lines conductive line tops cell bit lines conductive lines FIG. 1 as a second series of parallel lines at least portions of which are disposed elevationally over thefirst series lines isolation oxide runners 14 as best shown inFIG. 2 forbit line 28 in corresponding extent and shape. - As formed, the first and second series of conductive lines collectively constitute a plurality of upstanding devices, with individual conductive word/isolation lines and bit lines constituting a grid of insulated lines which are formed relative to
substrate 12. - Referring to
FIGS. 1 and 3 , a plurality ofnode locations substrate 12. In the illustrated and preferred embodiment,node locations respective diffusion regions node locations conductive lines conductive bit lines conductive lines respective node locations - In the illustrated example, a mask can and preferably is utilized to define and expose a plurality of areas 37 (
FIG. 1 ) proximaterespective bit lines Areas 37 constitute areas which laterally expose respective sidewall spacers over the diagrammatically illustratedbit lines conductive lines bit lines sidewall portions 37 ofbit lines conductive lines conductive lines - Referring to
FIGS. 4 and 5 , a fragmentary portion of theFIG. 1 substrate is shown. Afternode locations conductive material 46 is formed or deposited over the grid and the exposed node locations. Exemplary materials forconductive material 46 are polysilicon, tungsten, and the like. Preferably, such conductive material is chemical vapor deposited to achieve a degree of conformal coverage. Accordingly,conductive material 46 is deposited over the conductive lines and in electrical connection with the respective node locations as shown inFIG. 5 .Conductive material 46 is also preferably in contact with the exposed portions of the bit line sidewalls corresponding to areas 37 (FIG. 1 ), thereby forming an electrical connection withnode location 36, which, in turn, will form a connection through a word line/gate with a storage node location described below. In the preferred embodiment, a desired amount of conductive material can be less than the height of adjacent conductive lines, but an amount which is sufficient to fill the spaces between the lines. - Referring to
FIGS. 6 and 7 ,conductive material 46 is removed to a degree sufficient to formisolated plugs FIG. 6 ) respectively, overnode locations Plug 52 is shown in its cross-sectional entirety inFIG. 7 . In the illustrated and preferred embodiment, a photomaskless etch is conducted of conductive material 46 (FIG. 5 ) to a degree which is sufficient to remove the conductive material from elevationally outward of the insulating material constituting portions of the conductive lines, and to a degree which is sufficient to leaveplugs respective node locations conductive material 46 constitutes an isotropic etch of the material to a degree sufficient to completely remove conductive material from over the conductive word/isolation lines, and to expose the insulating material portions oflines material constituting plug 52 is preferably recessed to elevationally below uppermost surfaces or line tops 25, 27. - Referring to
FIG. 8 , alayer 54 is formed oversubstrate 12. Preferably,layer 54 comprises an insulating or insulative material such as borophosphosilicate glass which is formed over the substrate. An exemplary thickness forlayer 54 is 0.5 μm to 1.5 μm. - Referring to
FIG. 9 , anopening 56 is etched or otherwise formed throughinsulative layer 54 to outwardly expose conductive material ofplug 52overlying node location 38. Preferably such opening is anisotropically etched to outwardly exposeplug 52. - Referring to
FIG. 10 , a second, spaced apartsubstrate location 58 is formed elevationally outward of and in electrical contact with the first substrate location defined bynode location 38. In the illustrated and preferred embodiment, the spaced apart first and second substrate locations constitute part of an integrated circuitry memory cell andsubstrate location 58 constitutes a storage capacitor having astorage node 60, adielectric layer 62, andcell plate 64. In the illustrated example, at least a portion of the storage capacitor is disposed elevationally outwardly, above or over the previously formedbit lines FIG. 1 ). Accordingly, such constitutes a capacitor-over-bit-line dynamic random access memory cell. Other integrated circuit first and second substrate locations are possible, including ones which are not necessarily associated with the above described integrated circuit memory cells. - In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims (21)
1-29. (canceled)
30. A semiconductive structure comprising:
a conductive node within a substrate;
a plurality of conductive lines over the substrate and establishing a lateral boundary around an entirety of the conductive node; and
masking material over the plurality of the conductive lines and the conductive node, a conductive portion of at least one of the plurality of the conductive lines being exposed through the masking material, the conductive portion being adjacent the conductive node.
31. The structure of claim 30 wherein the plurality of the conductive lines comprises at least three conductive lines establishing the lateral boundary.
32. The structure of claim 30 wherein the plurality of the conductive lines comprises at least four conductive lines establishing the lateral boundary.
33. The structure of claim 30 wherein the plurality of the conductive lines comprises only four conductive lines establishing the lateral boundary.
34. The structure of claim 30 wherein the conductive node comprises a diffusion region within the substrate.
35. The structure of claim 30 wherein at least a portion of the substrate comprises semiconductive material, and wherein the conductive node is located within the semiconductive material of the substrate.
36. The structure of claim 30 wherein at least a portion of the substrate comprises semiconductive material, and wherein the conductive node comprises a diffusion region within the semiconductive material of the substrate.
37. The structure of claim 30 wherein only one of the plurality of the conductive lines comprises the exposed conductive portion.
38. The structure of claim 30 wherein the exposed conductive portion is through an opening extending through an electrically insulative spacer.
39. The structure of claim 38 wherein the spacer comprises nitride material.
40. The structure of claim 38 wherein the spacer comprises oxide material.
41. A semiconductive structure comprising:
a plurality of conductive lines over a substrate and comprising a lateral boundary around an entirety of a portion of the substrate;
a conductive node within the portion of the substrate; and
masking material over the plurality of the conductive lines and the conductive node, an opening extending through the masking material to a conductive portion of at least one of the plurality of the conductive lines, the conductive portion being adjacent the conductive node.
42. The structure of claim 41 wherein the opening extends through the masking material to the conductive node.
43. The structure of claim 41 wherein the opening extends through the masking material to the conductive node, and further comprising at least a portion of the opening being filled with conductive material, the conductive material contacting the conductive node and the conductive portion of the at least one of the plurality of the conductive lines.
44. The structure of claim 43 wherein the plurality of the conductive lines comprises respective uppermost surfaces, and wherein the conductive material comprises an uppermost surface elevationally below the respective uppermost surfaces of the plurality of the conductive lines.
45. The structure of claim 43 wherein the conductive material comprises polysilicon.
46. The structure of claim 43 wherein the conductive material comprises tungsten.
47. The structure of claim 41 wherein the opening extends substantially vertically from over the substrate, and wherein a substantial portion of the opening has a horizontal cross section comprising a rectangle.
48. The structure of claim 41 wherein the opening extends to the conductive portion of only one of the plurality of the conductive lines.
49. The structure of claim 41 wherein the plurality of the conductive lines comprises a first pair of spaced conductive lines and a second pair of spaced conductive lines, the first pair comprising bit lines and the second pair comprising word lines.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/262,278 US20060049526A1 (en) | 1997-02-28 | 2005-10-28 | Processing methods of forming an electrically conductive plug to a node location |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/808,603 US5872048A (en) | 1997-02-28 | 1997-02-28 | Processing methods of forming an electrically conductive plug to a node location |
US09/251,219 US6551876B2 (en) | 1997-02-28 | 1999-02-16 | Processing methods of forming an electrically conductive plug to a node location |
US10/382,801 US6777289B2 (en) | 1997-02-28 | 2003-03-05 | Processing methods of forming an electrically conductive plug to a node location |
US10/884,584 US6991981B2 (en) | 1997-02-28 | 2004-07-01 | Processing methods of forming an electrically conductive plug to a node location |
US11/262,278 US20060049526A1 (en) | 1997-02-28 | 2005-10-28 | Processing methods of forming an electrically conductive plug to a node location |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/884,584 Continuation US6991981B2 (en) | 1997-02-28 | 2004-07-01 | Processing methods of forming an electrically conductive plug to a node location |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060049526A1 true US20060049526A1 (en) | 2006-03-09 |
Family
ID=25199235
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/808,603 Expired - Lifetime US5872048A (en) | 1997-02-28 | 1997-02-28 | Processing methods of forming an electrically conductive plug to a node location |
US09/251,219 Expired - Lifetime US6551876B2 (en) | 1997-02-28 | 1999-02-16 | Processing methods of forming an electrically conductive plug to a node location |
US10/382,801 Expired - Lifetime US6777289B2 (en) | 1997-02-28 | 2003-03-05 | Processing methods of forming an electrically conductive plug to a node location |
US10/884,584 Expired - Fee Related US6991981B2 (en) | 1997-02-28 | 2004-07-01 | Processing methods of forming an electrically conductive plug to a node location |
US11/262,278 Abandoned US20060049526A1 (en) | 1997-02-28 | 2005-10-28 | Processing methods of forming an electrically conductive plug to a node location |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/808,603 Expired - Lifetime US5872048A (en) | 1997-02-28 | 1997-02-28 | Processing methods of forming an electrically conductive plug to a node location |
US09/251,219 Expired - Lifetime US6551876B2 (en) | 1997-02-28 | 1999-02-16 | Processing methods of forming an electrically conductive plug to a node location |
US10/382,801 Expired - Lifetime US6777289B2 (en) | 1997-02-28 | 2003-03-05 | Processing methods of forming an electrically conductive plug to a node location |
US10/884,584 Expired - Fee Related US6991981B2 (en) | 1997-02-28 | 2004-07-01 | Processing methods of forming an electrically conductive plug to a node location |
Country Status (1)
Country | Link |
---|---|
US (5) | US5872048A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040232493A1 (en) * | 2000-06-27 | 2004-11-25 | Gwan-Hyeob Koh | Integrated circuits having channel regions with different ion levels |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5872048A (en) * | 1997-02-28 | 1999-02-16 | Micron Technology, Inc. | Processing methods of forming an electrically conductive plug to a node location |
US6066552A (en) | 1998-08-25 | 2000-05-23 | Micron Technology, Inc. | Method and structure for improved alignment tolerance in multiple, singularized plugs |
US6596577B2 (en) * | 1998-08-25 | 2003-07-22 | Micron Technology, Inc. | Semiconductor processing methods of forming dynamic random access memory (DRAM) circuitry |
US7778812B2 (en) * | 2005-01-07 | 2010-08-17 | Micron Technology, Inc. | Selecting data to verify in hardware device model simulation test generation |
WO2007123908A2 (en) * | 2006-04-18 | 2007-11-01 | Advanced Liquid Logic, Inc. | Droplet-based multiwell operations |
CN108666274B (en) * | 2017-03-31 | 2020-10-27 | 联华电子股份有限公司 | Method for forming semiconductor memory device |
CN111640752B (en) * | 2020-01-21 | 2021-12-17 | 福建省晋华集成电路有限公司 | Memory and forming method thereof |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5053351A (en) * | 1991-03-19 | 1991-10-01 | Micron Technology, Inc. | Method of making stacked E-cell capacitor DRAM cell |
US5084406A (en) * | 1991-07-01 | 1992-01-28 | Micron Technology, Inc. | Method for forming low resistance DRAM digit-line |
US5191402A (en) * | 1986-10-27 | 1993-03-02 | Seiko Epson Corporation | Semiconductor device having an inter-layer insulating film disposed between two wiring layers |
US5296400A (en) * | 1991-12-14 | 1994-03-22 | Hyundai Electronics Industries Co., Ltd. | Method of manufacturing a contact of a highly integrated semiconductor device |
US5300814A (en) * | 1991-07-18 | 1994-04-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having a semiconductor substrate with reduced step between memory cells |
US5338700A (en) * | 1993-04-14 | 1994-08-16 | Micron Semiconductor, Inc. | Method of forming a bit line over capacitor array of memory cells |
US5340763A (en) * | 1993-02-12 | 1994-08-23 | Micron Semiconductor, Inc. | Multi-pin stacked capacitor utilizing micro villus patterning in a container cell and method to fabricate same |
US5354705A (en) * | 1993-09-15 | 1994-10-11 | Micron Semiconductor, Inc. | Technique to fabricate a container structure with rough inner and outer surfaces |
US5488011A (en) * | 1994-11-08 | 1996-01-30 | Micron Technology, Inc. | Method of forming contact areas between vertical conductors |
US5496773A (en) * | 1995-04-28 | 1996-03-05 | Micron Technology, Inc. | Semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally inner electrically conductive node and an elevationally outer electrically conductive node |
US5605857A (en) * | 1993-02-12 | 1997-02-25 | Micron Technology, Inc. | Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells |
US5629539A (en) * | 1994-03-09 | 1997-05-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device having cylindrical capacitors |
US5773341A (en) * | 1996-01-18 | 1998-06-30 | Micron Technology, Inc. | Method of making capacitor and conductive line constructions |
US5872048A (en) * | 1997-02-28 | 1999-02-16 | Micron Technology, Inc. | Processing methods of forming an electrically conductive plug to a node location |
US5918122A (en) * | 1997-02-11 | 1999-06-29 | Micron Technology, Inc. | Methods of forming integrated circuitry, DRAM cells and capacitors |
US6083831A (en) * | 1996-03-26 | 2000-07-04 | Micron Technology, Inc. | Semiconductor processing method of forming a contact pedestal, of forming a storage node of a capacitor |
US6127700A (en) * | 1995-09-12 | 2000-10-03 | National Semiconductor Corporation | Field-effect transistor having local threshold-adjust doping |
US6214663B1 (en) * | 1995-06-20 | 2001-04-10 | Samsung Electronics Co., Ltd. | Methods of fabricating integrated circuit devices having contact pads which are separated by sidewall spacers |
-
1997
- 1997-02-28 US US08/808,603 patent/US5872048A/en not_active Expired - Lifetime
-
1999
- 1999-02-16 US US09/251,219 patent/US6551876B2/en not_active Expired - Lifetime
-
2003
- 2003-03-05 US US10/382,801 patent/US6777289B2/en not_active Expired - Lifetime
-
2004
- 2004-07-01 US US10/884,584 patent/US6991981B2/en not_active Expired - Fee Related
-
2005
- 2005-10-28 US US11/262,278 patent/US20060049526A1/en not_active Abandoned
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5191402A (en) * | 1986-10-27 | 1993-03-02 | Seiko Epson Corporation | Semiconductor device having an inter-layer insulating film disposed between two wiring layers |
US5053351A (en) * | 1991-03-19 | 1991-10-01 | Micron Technology, Inc. | Method of making stacked E-cell capacitor DRAM cell |
US5084406A (en) * | 1991-07-01 | 1992-01-28 | Micron Technology, Inc. | Method for forming low resistance DRAM digit-line |
US5300814A (en) * | 1991-07-18 | 1994-04-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having a semiconductor substrate with reduced step between memory cells |
US5296400A (en) * | 1991-12-14 | 1994-03-22 | Hyundai Electronics Industries Co., Ltd. | Method of manufacturing a contact of a highly integrated semiconductor device |
US5605857A (en) * | 1993-02-12 | 1997-02-25 | Micron Technology, Inc. | Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells |
US5340763A (en) * | 1993-02-12 | 1994-08-23 | Micron Semiconductor, Inc. | Multi-pin stacked capacitor utilizing micro villus patterning in a container cell and method to fabricate same |
US5338700A (en) * | 1993-04-14 | 1994-08-16 | Micron Semiconductor, Inc. | Method of forming a bit line over capacitor array of memory cells |
US5354705A (en) * | 1993-09-15 | 1994-10-11 | Micron Semiconductor, Inc. | Technique to fabricate a container structure with rough inner and outer surfaces |
US5629539A (en) * | 1994-03-09 | 1997-05-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device having cylindrical capacitors |
US5488011A (en) * | 1994-11-08 | 1996-01-30 | Micron Technology, Inc. | Method of forming contact areas between vertical conductors |
US5496773A (en) * | 1995-04-28 | 1996-03-05 | Micron Technology, Inc. | Semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally inner electrically conductive node and an elevationally outer electrically conductive node |
US6214663B1 (en) * | 1995-06-20 | 2001-04-10 | Samsung Electronics Co., Ltd. | Methods of fabricating integrated circuit devices having contact pads which are separated by sidewall spacers |
US6127700A (en) * | 1995-09-12 | 2000-10-03 | National Semiconductor Corporation | Field-effect transistor having local threshold-adjust doping |
US5773341A (en) * | 1996-01-18 | 1998-06-30 | Micron Technology, Inc. | Method of making capacitor and conductive line constructions |
US6083831A (en) * | 1996-03-26 | 2000-07-04 | Micron Technology, Inc. | Semiconductor processing method of forming a contact pedestal, of forming a storage node of a capacitor |
US5918122A (en) * | 1997-02-11 | 1999-06-29 | Micron Technology, Inc. | Methods of forming integrated circuitry, DRAM cells and capacitors |
US5872048A (en) * | 1997-02-28 | 1999-02-16 | Micron Technology, Inc. | Processing methods of forming an electrically conductive plug to a node location |
US6551876B2 (en) * | 1997-02-28 | 2003-04-22 | Micron Technology, Inc. | Processing methods of forming an electrically conductive plug to a node location |
US6777289B2 (en) * | 1997-02-28 | 2004-08-17 | Micron Technology, Inc. | Processing methods of forming an electrically conductive plug to a node location |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040232493A1 (en) * | 2000-06-27 | 2004-11-25 | Gwan-Hyeob Koh | Integrated circuits having channel regions with different ion levels |
Also Published As
Publication number | Publication date |
---|---|
US20030143806A1 (en) | 2003-07-31 |
US5872048A (en) | 1999-02-16 |
US20040241986A1 (en) | 2004-12-02 |
US6551876B2 (en) | 2003-04-22 |
US6991981B2 (en) | 2006-01-31 |
US6777289B2 (en) | 2004-08-17 |
US20010003669A1 (en) | 2001-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101140079B1 (en) | Semiconductor device comprising vertical transistor and method for forming the same | |
JP4585309B2 (en) | Semiconductor processing method for forming a contact pedestal for a storage node of an integrated circuit capacitor | |
US5962885A (en) | Method of forming a capacitor and a capacitor construction | |
US7132708B2 (en) | Semiconductor memory device having self-aligned contacts and method of fabricating the same | |
US6727139B2 (en) | Methods of electrically contacting to conductive plugs, methods of forming contact openings, and methods of forming dynamic random access memory circuitry | |
US20060049526A1 (en) | Processing methods of forming an electrically conductive plug to a node location | |
KR20120007708A (en) | Semiconductor device and method for fabricating the same | |
US5225363A (en) | Trench capacitor DRAM cell and method of manufacture | |
US5930621A (en) | Methods for forming vertical electrode structures and related structures | |
US6097055A (en) | Capacitor and method for fabricating the same | |
US6514816B2 (en) | Method of fabricating a self-aligned shallow trench isolation | |
JP4950373B2 (en) | Semiconductor manufacturing method | |
US6476435B1 (en) | Self-aligned recessed container cell capacitor | |
US5105245A (en) | Trench capacitor DRAM cell with diffused bit lines adjacent to a trench | |
US6448145B2 (en) | Capacitor for semiconductor device and method for manufacturing the same | |
US6291293B1 (en) | Method for fabricating an open can-type stacked capacitor on an uneven surface | |
US20020192924A1 (en) | Methods of forming integrated circuit capacitors having U-shaped electrodes and capacitors formed thereby | |
JP2001298167A (en) | Method for producing semiconductor memory device | |
CN110459507B (en) | Method for forming semiconductor memory device | |
JPH11177052A (en) | Semiconductor device and its manufacture | |
KR20230140269A (en) | Semiconductor memory device | |
US6204118B1 (en) | Method for fabrication an open can-type stacked capacitor on local topology | |
JPH11251546A (en) | Semiconductor storage device and its manufacture | |
KR20040042930A (en) | Semiconductor device having capacitors and method for forming the same | |
KR20030072479A (en) | Semiconductor device including conductive lines with oxide spacers and manufacturing process thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |