US20060038276A1 - Methods and systems for attaching die in stacked-die packages - Google Patents

Methods and systems for attaching die in stacked-die packages Download PDF

Info

Publication number
US20060038276A1
US20060038276A1 US11/254,309 US25430905A US2006038276A1 US 20060038276 A1 US20060038276 A1 US 20060038276A1 US 25430905 A US25430905 A US 25430905A US 2006038276 A1 US2006038276 A1 US 2006038276A1
Authority
US
United States
Prior art keywords
die
attach material
attach
thermoplastic film
dies
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/254,309
Inventor
Rahul Manepalli
Shinobu Kourakata
Nina Ricci Buenaseda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/254,309 priority Critical patent/US20060038276A1/en
Publication of US20060038276A1 publication Critical patent/US20060038276A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06593—Mounting aids permanently on device; arrangements for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Definitions

  • Embodiments of the invention relate generally to the field of integrated circuit devices and more specifically to methods for stacking die to create a stacked-die device.
  • chips can be packaged more densely on the surface of a circuit board, the dimensions and cost of the module can be reduced and system performance improved.
  • One possible method of maximizing packaging densities involves placing chips atop one another to form three-dimensional stacks referred to as stacked-chip devices or stacked-die devices. Over the past several years there has been great interest in stacking chips where possible.
  • Such chip-stacking schemes include stacking a number of decreasing sized chips in order to facilitate the wire-bonds or stacking a number of same-sized chips using spacers or employing a beveling technique.
  • the lower-most die of the stacked-die device is attached to the substrate using a die-attach material such as a paste-based adhesive.
  • the same die-attach material is used to attach subsequent die in the stacked-die device one to another.
  • the paste-based adhesive is applied as a liquid, the die is placed on the substrate (or upon another die), and the adhesive is then cured. During curing, the adhesive is raised to a relatively high temperature.
  • the process is repeated. As the trend moves toward stacking more die, from 2-4 stacked die, in typical devices today, to 6-8 stacked die in the near future, and more, problems arise with the die-attach material. Repeatedly raising the temperature to cure each subsequent adhesive layer causes degradation of the previously applied adhesive layers.
  • the use of a paste-based adhesive as a die-attach material is not optimal, and is being replaced by a film die-attach material.
  • an extremely thin die may be desired.
  • a typical die may be 725 microns thick, but for a given application (e.g., wireless communications), a die 25 microns thick may be desired.
  • the imbalance in metal density from one side of the die to the other causes the die to warp.
  • warping renders the use of a paste-based adhesive as a die-attach material problematic as the warped die does not maintain contact with the paste-based adhesive throughout the curing process.
  • a paste-based adhesive for a die attach material may lead to bleedout of the paste, which may interfere with a subsequent wire-bonding process.
  • the die In a typical lamination process using a thermoplastic film for the die-attach material, the die is laminated to the substrate (or to another die) under high temperature and pressure. The film has enough adhesive strength to hold the die flat (prevent warping) during the lamination process. To attach a subsequent die in order to form a stacked-die device, the process is repeated. This means that the die-attach film of a previously attached die is subjected to the heat and pressure of repeated laminations processes.
  • the repeated thermal processing can cause voids and stress in the die attach film causing delamination and warping.
  • extreme care must be taken during successive lamination processes to prevent previous die attach film layers from delaminating or experiencing excessive deformation. This limits the ability to achieve void-free bond lines across the several dies of a stacked-die device.
  • the voids, cracks, and other defects caused by repeated high-temperature/high-pressure processes leads to a reduction in performance reliability.
  • FIG. 1 illustrates a process for creating a stacked-die device in accordance with one embodiment of the invention
  • FIG. 2 illustrates a stacked-die device in accordance with one embodiment of the invention
  • FIG. 3A illustrates a modulus/temperature graph for a typical thermoplastic film
  • FIG. 3B illustrates a modulus/temperature graph for each of three thermoplastic films in accordance with one embodiment of the invention.
  • FIG. 1 illustrates a process for creating a stacked-die device in accordance with one embodiment of the invention.
  • Process 100 begins at operation 105 in which a first die-attach material is selected.
  • the first die-attach material has a processing temperature associated with it.
  • the processing temperature may be the curing temperature of the paste-based adhesive for one embodiment.
  • the processing temperature is above the glass transition temperature (Tg) of the thermoplastic film.
  • a first die is attached to a substrate using the first die-attach material.
  • the associated processing temperature of the first die-attach material is no higher than the temperature tolerance of the die and substrate.
  • a second die-attach material is selected.
  • the second die-attach material has a processing temperature associated with it that is less than the temperature associated with the first die-attach material.
  • a second die-attach material is selected having an associated processing temperature that is sufficiently lower than the temperature associated with the first die-attach material such that the processing (e.g., curing or laminating) of the second die-attach material will not significantly degrade the previously processed first die-attach material to within a specified degree. That is, the processing of the second die-attach material will not cause delamination, warping, or other defects to such an extent as to render the stacked-die device inoperable for its intended purpose.
  • a second die is stacked atop, and attached to, the first die using the second die-attach material.
  • FIG. 2 illustrates a stacked-die device in accordance with one embodiment of the invention.
  • Stacked-die device 200 shown in FIG. 2 , includes a substrate 210 with conductive balls 220 formed on the lower surface 211 of the substrate 210 .
  • the conductive balls 220 are for electrically connecting the substrate 210 to a motherboard (not shown).
  • a die 230 a is disposed upon the upper surface 212 of the substrate 210 .
  • a die-attach material DA 1 is disposed between substrate 210 and die 230 a and attaches the die 230 a to the substrate 210 .
  • DA 1 has an associated processing temperature, T DA1 .
  • Die 230 b is stacked atop die 230 a and is attached to die 230 a with die-attach material DA 2 .
  • DA 2 has an associated processing temperature, T DA2 , which is lower than T DA1 .
  • Die 230 c is stacked atop die 230 b and is attached to die 230 b with die-attach material DA 3 .
  • DA 3 has an associated processing temperature, T DA3 , which is lower than T DA2 .
  • the stacked dies 230 a - 230 c are wire-bonded to the substrate 210 and or one to another with wire-bonds 231 .
  • Each of the stacked dies 230 a - 230 c may be a memory chip or a logic processor chip.
  • die 230 a is a logic processor chip while dies 230 b and 230 c are memory chips (e.g., flash memory devices).
  • the number of dies forming the stacked-die device is exemplary, more or less dies may comprise the device in accordance with various alternative embodiments of the invention.
  • each of multiple die attach materials may be a thermoplastic film.
  • the film is applied to the substrate and heated to a specified temperature for the lamination process, which is above the Tg of the thermoplastic film. That is, in order to provide a reliable lamination, the film should be soft and flexible.
  • the Tg is the temperature above which the thermoplastic film is soft and pliable, and below which it is hard and brittle.
  • the die is then laminated to the substrate under pressure to prevent warping.
  • FIG. 3A illustrates a modulus/temperature graph for a typical thermoplastic film. As shown in FIG. 3A , the Tg for the film is approximately 60° C.
  • a typical laminating process is effected with a modulus that is approximately 100 MPa and below, and ideally closer to 0 MPa. Therefore, for such a film, the laminating temperature is above the Tg and is approximately 120° C.
  • a thermoplastic film is used to attach a die to a substrate (e.g., DA 1 of FIG. 2 ).
  • the thermoplastic film may be commercially available polyamide-based materials or epoxies.
  • a subsequent die may be attached to form a stacked-die device using a second film as described above.
  • the second film may be another commercially available die-attach material having a lower Tg.
  • the second film can be a reformulation of the thermoplastic film having a lower Tg. The Tg of a polymer can be lowered by introducing a plasticizer.
  • a plasticizer is a small molecule introduced to increase the free volume of the polymer, rendering the polymer more pliant at lower temperatures.
  • Some typical plasticizers that may be used to lower the Tg of a thermoplastic film include low molecular weight polyimides, amine terminated rubbers and low molecular weight epoxies.
  • FIG. 3B illustrates a modulus/temperature graph for each of three thermoplastic films in accordance with one embodiment of the invention.
  • the modulus/temperature graph for the first die-attach film DA 1 is that illustrated in FIG. 3A and requires a processing temperature of approximately 120° C. to achieve the desired modulus below 100 MPa.
  • DA 1 has a Tg, Tg 1 , of approximately 60° C.
  • the second die-attach material DA 2 which may be a reformulation of DA 1 , has a lower Tg, Tg 2 , and therefore requires a processing temperature of only approximately 90° C. to achieve the desired modulus below 100 MPa.
  • Tg 2 is approximately 45° C.
  • the third die-attach material DA 3 which may be a reformulation of DA 1 , has a still lower Tg, Tg 3 , and therefore requires a processing temperature of only approximately 90° C. to achieve the desired modulus below 100 MPa.
  • Tg 3 is approximately 30° C. Therefore, during a lamination process using DA 3 , DA 2 will transition to some degree, and DA 1 will transition even less, both will remain rigid enough to reduce degradation and warping.
  • Embodiments of the invention describe using a first die-attach material to attach a die to a substrate and using different die-attach materials (having successively lower processing temperatures) to iteratively attach one or more additional die to the first die to form a stacked-die device.
  • each of the die-attach materials employed may be used to successively attach multiple dies.
  • the number of dies that may be successively attached with each die-attach material varies, and will depend upon the die-attach material and its associated processing temperature. For example, a die-attach film having a relatively high Tg, may exhibit significant degradation after more than one transition and it may therefore be desirable to attach only one die using that particular film.
  • another die-attach film may be used having a relatively low Tg. It may be possible to attach 2 or more dies using this film, as repeated transitioning at the lower temperature is not as detrimental to the film.
  • process 100 may include additional operations in which successive die-attach materials are determined and used to attach successive dies to form a stacked-die device.

Abstract

A method for producing a multiple-die device by attaching a die to a substrate using a first die-attach material having a first processing temperature and attaching a subsequent die using a second die-attach material having a second processing temperature such that the process of attaching the second die does not degrade the first die-attach material. For one embodiment, multiple dies are attached using each die-attach material. For one embodiment, the first die-attach material is a thermoplastic film and the second and subsequent die-attach materials are reformulations of the thermoplastic film.

Description

  • This is a Divisional Application of Ser. No. 10/918,585 filed Aug. 13, 2004, which is presently pending.
    • FIELD
  • Embodiments of the invention relate generally to the field of integrated circuit devices and more specifically to methods for stacking die to create a stacked-die device.
    • BACKGROUND
  • If chips can be packaged more densely on the surface of a circuit board, the dimensions and cost of the module can be reduced and system performance improved. One possible method of maximizing packaging densities involves placing chips atop one another to form three-dimensional stacks referred to as stacked-chip devices or stacked-die devices. Over the past several years there has been great interest in stacking chips where possible. Such chip-stacking schemes include stacking a number of decreasing sized chips in order to facilitate the wire-bonds or stacking a number of same-sized chips using spacers or employing a beveling technique. Typically the lower-most die of the stacked-die device is attached to the substrate using a die-attach material such as a paste-based adhesive. The same die-attach material is used to attach subsequent die in the stacked-die device one to another. Typically the paste-based adhesive is applied as a liquid, the die is placed on the substrate (or upon another die), and the adhesive is then cured. During curing, the adhesive is raised to a relatively high temperature. To attach a subsequent die of a stacked-die device, the process is repeated. As the trend moves toward stacking more die, from 2-4 stacked die, in typical devices today, to 6-8 stacked die in the near future, and more, problems arise with the die-attach material. Repeatedly raising the temperature to cure each subsequent adhesive layer causes degradation of the previously applied adhesive layers.
  • Moreover, in some situations, the use of a paste-based adhesive as a die-attach material is not optimal, and is being replaced by a film die-attach material. For example, for some applications an extremely thin die may be desired. A typical die may be 725 microns thick, but for a given application (e.g., wireless communications), a die 25 microns thick may be desired. For such thin die, the imbalance in metal density from one side of the die to the other causes the die to warp. Such warping renders the use of a paste-based adhesive as a die-attach material problematic as the warped die does not maintain contact with the paste-based adhesive throughout the curing process.
  • Additionally, where the die package has dimensions approximately equal to the die, using a paste-based adhesive for a die attach material may lead to bleedout of the paste, which may interfere with a subsequent wire-bonding process.
  • These problems are addressed through use of a lamination process using a film die-attach material such as a thermoplastic-based film, which is beginning to gain popularity as the die-attach material of choice in stacked chipscale packages. Such material have many desired characteristics including good flowability and adhesive/cohesive strength.
  • In a typical lamination process using a thermoplastic film for the die-attach material, the die is laminated to the substrate (or to another die) under high temperature and pressure. The film has enough adhesive strength to hold the die flat (prevent warping) during the lamination process. To attach a subsequent die in order to form a stacked-die device, the process is repeated. This means that the die-attach film of a previously attached die is subjected to the heat and pressure of repeated laminations processes.
  • The repeated thermal processing can cause voids and stress in the die attach film causing delamination and warping. As a result, extreme care must be taken during successive lamination processes to prevent previous die attach film layers from delaminating or experiencing excessive deformation. This limits the ability to achieve void-free bond lines across the several dies of a stacked-die device. Moreover, the voids, cracks, and other defects caused by repeated high-temperature/high-pressure processes leads to a reduction in performance reliability.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention may be best understood by referring to the following description and accompanying drawings that are used to illustrate embodiments of the invention. In the drawings:
  • FIG. 1 illustrates a process for creating a stacked-die device in accordance with one embodiment of the invention;
  • FIG. 2 illustrates a stacked-die device in accordance with one embodiment of the invention;
  • FIG. 3A illustrates a modulus/temperature graph for a typical thermoplastic film; and
  • FIG. 3B illustrates a modulus/temperature graph for each of three thermoplastic films in accordance with one embodiment of the invention.
    • DETAILED DESCRIPTION
  • In the following description, numerous specific details are set forth. However, it is understood that embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have not been shown in detail in order not to obscure the understanding of this description.
  • Reference throughout the specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearance of the phrases “in one embodiment” or “in an embodiment” in various places throughout the specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
  • Moreover, inventive aspects lie in less than all features of a single disclosed embodiment. Thus, the claims following the Detailed Description are hereby expressly incorporated into this Detailed Description, with each claim standing on its own as a separate embodiment of this invention.
  • FIG. 1 illustrates a process for creating a stacked-die device in accordance with one embodiment of the invention. Process 100, shown in FIG. 1, begins at operation 105 in which a first die-attach material is selected. The first die-attach material has a processing temperature associated with it. For example, if the first die-attach material is a paste-based adhesive, the processing temperature may be the curing temperature of the paste-based adhesive for one embodiment. For an alternative embodiment, if the first die-attach material is a thermoplastic film, the processing temperature is above the glass transition temperature (Tg) of the thermoplastic film.
  • At operation 110, a first die is attached to a substrate using the first die-attach material. The associated processing temperature of the first die-attach material is no higher than the temperature tolerance of the die and substrate.
  • At operation 115, a second die-attach material is selected. The second die-attach material has a processing temperature associated with it that is less than the temperature associated with the first die-attach material. A second die-attach material is selected having an associated processing temperature that is sufficiently lower than the temperature associated with the first die-attach material such that the processing (e.g., curing or laminating) of the second die-attach material will not significantly degrade the previously processed first die-attach material to within a specified degree. That is, the processing of the second die-attach material will not cause delamination, warping, or other defects to such an extent as to render the stacked-die device inoperable for its intended purpose.
  • At operation 120, a second die is stacked atop, and attached to, the first die using the second die-attach material.
  • FIG. 2 illustrates a stacked-die device in accordance with one embodiment of the invention. Stacked-die device 200, shown in FIG. 2, includes a substrate 210 with conductive balls 220 formed on the lower surface 211 of the substrate 210. The conductive balls 220 are for electrically connecting the substrate 210 to a motherboard (not shown). A die 230 a is disposed upon the upper surface 212 of the substrate 210. A die-attach material DA1 is disposed between substrate 210 and die 230 a and attaches the die 230 a to the substrate 210. In accordance with one embodiment of the invention, DA1 has an associated processing temperature, TDA1.
  • Die 230 b is stacked atop die 230 a and is attached to die 230 a with die-attach material DA2. In accordance with one embodiment of the invention, DA2 has an associated processing temperature, TDA2, which is lower than TDA1.
  • Die 230 c is stacked atop die 230 b and is attached to die 230 b with die-attach material DA3. In accordance with one embodiment of the invention, DA3 has an associated processing temperature, TDA3, which is lower than TDA2.
  • As shown in FIG. 2, the stacked dies 230 a-230 c are wire-bonded to the substrate 210 and or one to another with wire-bonds 231. Each of the stacked dies 230 a-230 c may be a memory chip or a logic processor chip. For one embodiment of the invention, die 230 a is a logic processor chip while dies 230 b and 230 c are memory chips (e.g., flash memory devices). Moreover, the number of dies forming the stacked-die device is exemplary, more or less dies may comprise the device in accordance with various alternative embodiments of the invention.
  • In accordance with one embodiment of the invention, each of multiple die attach materials may be a thermoplastic film. Conventionally, the film is applied to the substrate and heated to a specified temperature for the lamination process, which is above the Tg of the thermoplastic film. That is, in order to provide a reliable lamination, the film should be soft and flexible. The Tg is the temperature above which the thermoplastic film is soft and pliable, and below which it is hard and brittle. After raising the film above the Tg, the die is then laminated to the substrate under pressure to prevent warping. FIG. 3A illustrates a modulus/temperature graph for a typical thermoplastic film. As shown in FIG. 3A, the Tg for the film is approximately 60° C. A typical laminating process is effected with a modulus that is approximately 100 MPa and below, and ideally closer to 0 MPa. Therefore, for such a film, the laminating temperature is above the Tg and is approximately 120° C.
  • The problem arises when applying subsequent die to form a stacked-die device. Because the same film, having the same Tg, is used to attach a subsequent die, the previously applied film is again raised above its Tg. Repeated transitioning can degrade the film as discussed above and allow the die to warp.
  • In accordance with an embodiment of the invention, a thermoplastic film is used to attach a die to a substrate (e.g., DA1 of FIG. 2). The thermoplastic film may be commercially available polyamide-based materials or epoxies. A subsequent die may be attached to form a stacked-die device using a second film as described above. In accordance with one embodiment of the invention, the second film may be another commercially available die-attach material having a lower Tg. For an alternative embodiment of the invention, the second film can be a reformulation of the thermoplastic film having a lower Tg. The Tg of a polymer can be lowered by introducing a plasticizer. A plasticizer is a small molecule introduced to increase the free volume of the polymer, rendering the polymer more pliant at lower temperatures. Some typical plasticizers that may be used to lower the Tg of a thermoplastic film include low molecular weight polyimides, amine terminated rubbers and low molecular weight epoxies.
  • FIG. 3B illustrates a modulus/temperature graph for each of three thermoplastic films in accordance with one embodiment of the invention. As shown in FIG. 3B, the modulus/temperature graph for the first die-attach film DA1 is that illustrated in FIG. 3A and requires a processing temperature of approximately 120° C. to achieve the desired modulus below 100 MPa. DA1 has a Tg, Tg1, of approximately 60° C. The second die-attach material DA2, which may be a reformulation of DA1, has a lower Tg, Tg2, and therefore requires a processing temperature of only approximately 90° C. to achieve the desired modulus below 100 MPa. Tg2, is approximately 45° C. Therefore, during a lamination process using DA2, though DA1 will transition to some degree, it will remain rigid enough to reduce degradation and warping. The third die-attach material DA3, which may be a reformulation of DA1, has a still lower Tg, Tg3, and therefore requires a processing temperature of only approximately 90° C. to achieve the desired modulus below 100 MPa. Tg3, is approximately 30° C. Therefore, during a lamination process using DA3, DA2 will transition to some degree, and DA1 will transition even less, both will remain rigid enough to reduce degradation and warping.
    • General Matters
  • Embodiments of the invention describe using a first die-attach material to attach a die to a substrate and using different die-attach materials (having successively lower processing temperatures) to iteratively attach one or more additional die to the first die to form a stacked-die device. For an alternative embodiment, each of the die-attach materials employed may be used to successively attach multiple dies. The number of dies that may be successively attached with each die-attach material varies, and will depend upon the die-attach material and its associated processing temperature. For example, a die-attach film having a relatively high Tg, may exhibit significant degradation after more than one transition and it may therefore be desirable to attach only one die using that particular film. Subsequently, in the process of creating a stacked-die device, another die-attach film may be used having a relatively low Tg. It may be possible to attach 2 or more dies using this film, as repeated transitioning at the lower temperature is not as detrimental to the film.
  • An embodiment of the invention has been described as a process having various operations. Such operations are exemplary and may be described in their most basic form, but operations can be added to or deleted from the process without departing from the basic scope of the invention in accordance with various embodiments. For example, process 100, described above in reference to FIG. 1, may include additional operations in which successive die-attach materials are determined and used to attach successive dies to form a stacked-die device.
  • While the invention has been described in terms of several embodiments, those skilled in the art will recognize that the invention is not limited to the embodiments described, but can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.

Claims (10)

1-17. (canceled)
18. A method comprising:
selecting a first die-attach material having a first associated processing temperature;
attaching a first set of one or more dies to a substrate and to one another using the first die-attach material;
selecting a second die-attach material having a second associated processing temperature, the second associated processing temperature being lower than the first associated processing temperature such that subjecting the first die-attach material to the second associated processing temperature does not degrade the first die-attach material to within a specified degree; and
attaching a second set of one or more dies to the first set of one or more dies and to one another using the second die-attach material.
19. The method of claim 18 wherein the first die-attach material comprises a first thermoplastic film and the second die-attach material comprises a second thermoplastic film.
20. The method of claim 19 wherein the first thermoplastic film has a first glass transition temperature and the second thermoplastic film has a second glass transition temperature that is lower than the first glass transition temperature.
21. The method of claim 18 further comprising:
attaching one or more additional sets of one or more dies successively upon the second set of one or more dies, each of the one or more additional sets of one or more dies being attached to a previous set of one or more dies and to one another using a different respective die-attach material.
22. The method of claim 18 wherein the first die-attach material comprises a thermoplastic film and the second die-attach material comprises a reformulation of the thermoplastic film, the reformulation of the thermoplastic film being effected by adding a plasticizer to the thermoplastic film.
23. The method of claim 22 wherein the plasticizer is selected from the group consisting of low molecular weight polyimides, amine terminated rubbers and low molecular weight epoxies.
24. The method of claim 18 wherein the first die-attach material comprises a first paste-based adhesive and the second die-attach material comprises a second paste-based adhesive.
25. The method of claim 18 wherein the first die-attach material comprises a first epoxy and the second die-attach material comprises a second epoxy.
26-30. (canceled)
US11/254,309 2004-08-13 2005-10-19 Methods and systems for attaching die in stacked-die packages Abandoned US20060038276A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/254,309 US20060038276A1 (en) 2004-08-13 2005-10-19 Methods and systems for attaching die in stacked-die packages

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/918,585 US7224075B2 (en) 2004-08-13 2004-08-13 Methods and systems for attaching die in stacked-die packages
US11/254,309 US20060038276A1 (en) 2004-08-13 2005-10-19 Methods and systems for attaching die in stacked-die packages

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/918,585 Division US7224075B2 (en) 2004-08-13 2004-08-13 Methods and systems for attaching die in stacked-die packages

Publications (1)

Publication Number Publication Date
US20060038276A1 true US20060038276A1 (en) 2006-02-23

Family

ID=35447545

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/918,585 Active US7224075B2 (en) 2004-08-13 2004-08-13 Methods and systems for attaching die in stacked-die packages
US11/254,309 Abandoned US20060038276A1 (en) 2004-08-13 2005-10-19 Methods and systems for attaching die in stacked-die packages

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/918,585 Active US7224075B2 (en) 2004-08-13 2004-08-13 Methods and systems for attaching die in stacked-die packages

Country Status (8)

Country Link
US (2) US7224075B2 (en)
JP (1) JP4732456B2 (en)
KR (1) KR20070032817A (en)
CN (1) CN100594609C (en)
DE (1) DE112005001962B4 (en)
HK (1) HK1110437A1 (en)
TW (1) TWI318448B (en)
WO (1) WO2006020428A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080272486A1 (en) * 2007-05-04 2008-11-06 Advanced Semiconductor Engineering, Inc. Chip package structure

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070158807A1 (en) * 2005-12-29 2007-07-12 Daoqiang Lu Edge interconnects for die stacking
US20070152314A1 (en) * 2005-12-30 2007-07-05 Intel Corporation Low stress stacked die packages
US7420269B2 (en) * 2006-04-18 2008-09-02 Stats Chippac Ltd. Stacked integrated circuit package-in-package system
US8456856B2 (en) * 2009-03-30 2013-06-04 Megica Corporation Integrated circuit chip using top post-passivation technology and bottom structure technology

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5157589A (en) * 1990-07-02 1992-10-20 General Electric Company Mutliple lamination high density interconnect process and structure employing thermoplastic adhesives having sequentially decreasing TG 's
US5709957A (en) * 1994-04-22 1998-01-20 Gould Electronics Inc. Metallic body with vapor-deposited treatment layer(s) and adhesion-promoting layer
US5963794A (en) * 1995-08-16 1999-10-05 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US6087719A (en) * 1997-04-25 2000-07-11 Kabushiki Kaisha Toshiba Chip for multi-chip semiconductor device and method of manufacturing the same
US20010006677A1 (en) * 1996-10-29 2001-07-05 Mcginity James W. Effervescence polymeric film drug delivery system
US20010008635A1 (en) * 2000-01-11 2001-07-19 Givaudan Sa Composite materials
US20010051280A1 (en) * 1998-03-05 2001-12-13 Omnova Solutions Inc. Easily cleanable polymer laminates
US20020151103A1 (en) * 2001-04-06 2002-10-17 Shigeru Nakamura Semiconductor device and method of manufacturing the same
US6472734B2 (en) * 2000-03-08 2002-10-29 Kabushiki Kaisha Toshiba Stacked semiconductor device and method for manufacturing the same
US20030102573A1 (en) * 2001-08-06 2003-06-05 Yoshiyuki Tanabe Adhesive film for semiconductor, lead frame and semiconductor device using the same
US20030101583A1 (en) * 1999-08-31 2003-06-05 Tandy Patrick W. Method for assembling die package
US20030141014A1 (en) * 2000-04-25 2003-07-31 Nomura Satoyuki Adhesive for circuit connection , circuit connection method using the same, and circuit connection structure
US20040151103A1 (en) * 2001-06-05 2004-08-05 Hiroyuki Arioka Multi-level optical recording medium, multi-level recording method, and multi- level reproduction method
US20040245651A1 (en) * 2003-06-09 2004-12-09 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US6858941B2 (en) * 2000-12-07 2005-02-22 International Business Machines Corporation Multi-chip stack and method of fabrication utilizing self-aligning electrical contact array

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002246539A (en) * 2001-02-19 2002-08-30 Hitachi Ltd Manufacturing method for semiconductor device
JP2003124236A (en) * 2001-10-09 2003-04-25 Mitsui Chemicals Inc Adhesive material and stack package using the same
JP4343493B2 (en) * 2002-06-19 2009-10-14 三井化学株式会社 Method for stacking semiconductor chips
JP4705748B2 (en) * 2003-05-30 2011-06-22 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP2005101312A (en) * 2003-09-25 2005-04-14 Renesas Technology Corp Manufacturing method of semiconductor device

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5157589A (en) * 1990-07-02 1992-10-20 General Electric Company Mutliple lamination high density interconnect process and structure employing thermoplastic adhesives having sequentially decreasing TG 's
US5709957A (en) * 1994-04-22 1998-01-20 Gould Electronics Inc. Metallic body with vapor-deposited treatment layer(s) and adhesion-promoting layer
US5963794A (en) * 1995-08-16 1999-10-05 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US20010006677A1 (en) * 1996-10-29 2001-07-05 Mcginity James W. Effervescence polymeric film drug delivery system
US6087719A (en) * 1997-04-25 2000-07-11 Kabushiki Kaisha Toshiba Chip for multi-chip semiconductor device and method of manufacturing the same
US20010051280A1 (en) * 1998-03-05 2001-12-13 Omnova Solutions Inc. Easily cleanable polymer laminates
US20030101583A1 (en) * 1999-08-31 2003-06-05 Tandy Patrick W. Method for assembling die package
US20010008635A1 (en) * 2000-01-11 2001-07-19 Givaudan Sa Composite materials
US6472734B2 (en) * 2000-03-08 2002-10-29 Kabushiki Kaisha Toshiba Stacked semiconductor device and method for manufacturing the same
US20030141014A1 (en) * 2000-04-25 2003-07-31 Nomura Satoyuki Adhesive for circuit connection , circuit connection method using the same, and circuit connection structure
US6858941B2 (en) * 2000-12-07 2005-02-22 International Business Machines Corporation Multi-chip stack and method of fabrication utilizing self-aligning electrical contact array
US20020151103A1 (en) * 2001-04-06 2002-10-17 Shigeru Nakamura Semiconductor device and method of manufacturing the same
US20040151103A1 (en) * 2001-06-05 2004-08-05 Hiroyuki Arioka Multi-level optical recording medium, multi-level recording method, and multi- level reproduction method
US20030102573A1 (en) * 2001-08-06 2003-06-05 Yoshiyuki Tanabe Adhesive film for semiconductor, lead frame and semiconductor device using the same
US20040245651A1 (en) * 2003-06-09 2004-12-09 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080272486A1 (en) * 2007-05-04 2008-11-06 Advanced Semiconductor Engineering, Inc. Chip package structure

Also Published As

Publication number Publication date
JP4732456B2 (en) 2011-07-27
DE112005001962T5 (en) 2007-10-18
CN101002321A (en) 2007-07-18
US20060033192A1 (en) 2006-02-16
TW200620611A (en) 2006-06-16
TWI318448B (en) 2009-12-11
HK1110437A1 (en) 2008-07-11
JP2008509572A (en) 2008-03-27
CN100594609C (en) 2010-03-17
WO2006020428A1 (en) 2006-02-23
US7224075B2 (en) 2007-05-29
KR20070032817A (en) 2007-03-22
DE112005001962B4 (en) 2014-08-21

Similar Documents

Publication Publication Date Title
TWI389273B (en) Semiconductor die assembly
US7410832B2 (en) Semiconductor chip package having an adhesive tape attached on bonding wires
US6977439B2 (en) Semiconductor chip stack structure
US7335973B2 (en) Adhesive of folder package
US6541872B1 (en) Multi-layered adhesive for attaching a semiconductor die to a substrate
KR20100112536A (en) Manufacturing method of semiconductor integrated circuit device
KR100684169B1 (en) Adhesive film having dual filler distribution, forming method thereof, chip stack package using the adhesive film, and manufacturing method thereof
US8008124B2 (en) Adhesive film for semiconductor and semiconductor device using the adhesive film
US20060038276A1 (en) Methods and systems for attaching die in stacked-die packages
CN1893049A (en) Semiconductor device with low thermal expansion coefficient and use thereof
US11450644B2 (en) Semiconductor package having a reinforcement layer
JPH1027880A (en) Semiconductor device
JPS59127843A (en) Manufacture of semiconductor device
US7445961B2 (en) Semiconductor chip package and method for fabricating the same
US20080308915A1 (en) Chip package
US20070114672A1 (en) Semiconductor device and method of manufacturing the same
TWI250597B (en) Method for manufacturing multi-chip package having encapsulated bond-wires between stack chips
JP4145804B2 (en) Manufacturing method of stacked module
JPH11224912A (en) Chip carrier substrate for semiconductor package and semiconductor package
TW202213559A (en) Semiconductor device and method for manufacturing same
KR102041108B1 (en) Chip laminate package with improved warpage and manufacturing method thereof
TWI777603B (en) semiconductor device
KR100755127B1 (en) Film for die bonding, packaging method for semiconductor chip and semiconductor chip package using the same
KR20220060471A (en) Semiconductor package
Todd Material systems enable high density packaging

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION