US20060038252A1 - Reduced crosstalk sensor and method of formation - Google Patents
Reduced crosstalk sensor and method of formation Download PDFInfo
- Publication number
- US20060038252A1 US20060038252A1 US11/247,195 US24719505A US2006038252A1 US 20060038252 A1 US20060038252 A1 US 20060038252A1 US 24719505 A US24719505 A US 24719505A US 2006038252 A1 US2006038252 A1 US 2006038252A1
- Authority
- US
- United States
- Prior art keywords
- trench
- substrate
- semiconductor device
- oxide
- sidewalls
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 30
- 230000015572 biosynthetic process Effects 0.000 title description 7
- 239000000758 substrate Substances 0.000 claims abstract description 29
- 239000004020 conductor Substances 0.000 claims abstract description 26
- 239000004065 semiconductor Substances 0.000 claims abstract description 15
- 239000000463 material Substances 0.000 claims description 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 16
- 229920005591 polysilicon Polymers 0.000 claims description 16
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims 1
- 229910052799 carbon Inorganic materials 0.000 claims 1
- 238000002955 isolation Methods 0.000 abstract description 27
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 33
- 229910052710 silicon Inorganic materials 0.000 description 22
- 239000010703 silicon Substances 0.000 description 22
- 239000010410 layer Substances 0.000 description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 13
- 239000002019 doping agent Substances 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 238000010521 absorption reaction Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 4
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 4
- 238000009825 accumulation Methods 0.000 description 4
- 229910052796 boron Inorganic materials 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 239000007943 implant Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- VXAUWWUXCIMFIM-UHFFFAOYSA-M aluminum;oxygen(2-);hydroxide Chemical compound [OH-].[O-2].[Al+3] VXAUWWUXCIMFIM-UHFFFAOYSA-M 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000013144 data compression Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- -1 e.g. Substances 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14645—Colour imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
Definitions
- the present invention relates generally to semiconductor devices, and more particularly, to trench isolation technology for use in semiconductor devices, including CMOS image sensors.
- CMOS imagers are increasingly being used as low cost imaging devices over charge coupled devices (CCD).
- a CMOS image sensor circuit includes a focal plane array of pixel cells, each one of the cells including a photo-conversion device for generating and accumulating charge in response to light incident on the pixel cell.
- Each pixel cell also includes devices, e.g., transistors, for transferring charge from the photo-conversion device to readout circuitry for readout.
- FIGS. 1A-1B depict two adjacent conventional CMOS pixel cells 100 a , 100 b of an array 199 .
- FIG. 1A is a top plan view of the pixel cells and FIG. 1B is a cross-sectional view of the pixel cells of FIG. 1A along line 1 B- 1 B′.
- Pixel cells 100 a , 100 b are formed at a surface of a substrate 101 .
- Substrate 101 is a p-type substrate overlying a heavily doped p-type substrate base 102 .
- Each pixel cell 100 a , 100 b includes a photo-conversion device, which is depicted as a pinned photodiode 110 a , 110 b .
- the pinned photodiodes 110 a , 110 b respectively include a doped p-type surface layer 111 a , 111 b overlying a doped n-type region 112 a , 112 b .
- the n-type regions serve to accumulate charge carriers, e.g., electrons, that are generated by photons of light incident on pinned photodiodes 110 a , 110 b and absorbed within substrate 101 .
- sensing nodes which are depicted as floating diffusion nodes 116 a , 116 b on opposite sides of a respective transfer gate 115 a , 115 b to pinned photodiode 110 .
- Floating diffusion nodes 116 a , 116 b are doped n-type regions and receive charge transferred from the pinned photodiodes 110 a , 110 b by the respective transfer gates 115 a , 115 b.
- each pixel cell 100 a , 100 b also includes a respective reset transistor for resetting their floating diffusion regions 116 a , 116 b to a predetermined voltage before sensing a signal; and a row select transistor for outputting a signal from a source follower transistor to an output terminal in response to an address signal.
- CMOS image sensors of the type discussed above are generally known as discussed, for example, in Nixon et al., 256 ⁇ 256 CMOS Active Pixel Sensor Camera - on - a - Chip , IEEE Journal of Solid-State Circuits, Vol. 31(12), pp.
- Adjacent pixel cells 100 a , 100 b , and/or other pixel cells (not shown) of array 199 can interfere with each another causing crosstalk, which results in poor image quality.
- Crosstalk can be either optical or electrical. Isolation techniques have been used to prevent crosstalk between pixel cells. This disclosure concerns electrical isolation techniques to prevent crosstalk. Electrical isolation is complex and depends on a number of factors including photon absorption in the substrate 101 , photon wavelength, characteristics of the pinned photodiodes 110 a , 110 b the life-time of minority carriers, and generation and recombination centers in the substrate 101 , among others.
- Shallow trench isolation is one electrical isolation technique, which has been used to isolate pixels cells, as well as devices or circuitry, from one another.
- a trench 120 a , 120 b is etched into the substrate 101 and filled with a dielectric to provide a physical and electrical barrier between adjacent pixels ( 100 a , 110 b ), devices, or circuitry.
- the depth of an STI region is generally from about 2000 Angstroms ( ⁇ ) to about 2500 ⁇ .
- pinned photodiodes 110 a , 110 b must have a deeper p-n junction depth to capture the long wavelength photons.
- the absorption depths are high and photons travel far into the substrate 101 before being absorbed and generate charge carriers. Therefore, electrons generated by such photons must travel long distances before reaching the floating diffusion region. Accordingly, there is a greater chance that such electrons will travel to other pixel cells, causing crosstalk between adjacent pixels.
- the invention provided a deep trench isolation structure and method for reducing crosstalk among semiconductor circuits, and particularly among adjacent photodiodes formed in pixel circuits.
- a trench is etched into a substrate adjacent to a photodiode region, wherein the trench extends to an epitaxial layer below the substrate.
- a thin oxide layer is formed inside the trench, or alternately, a layer of dielectric material may be directly deposited over the trench.
- a polysilicon deposition is used to fill the trench.
- FIG. 1A is a top plan view of two pixels of a CMOS pixel cell
- FIG. 1B is a cross sectional view of the pixel cell of FIG. 1A ;
- FIG. 2 is a cross sectional view of a trench according to a first exemplary embodiment of the invention
- FIG. 3A is a cross sectional view of the pixel cells of FIG. 2A at an intermediate stage of processing
- FIG. 3B is a cross sectional view of the pixel cells of FIG. 2A at an intermediate stage of processing
- FIG. 3C is a cross sectional view of the pixel cells of FIG. 2A at an intermediate stage of processing
- FIG. 4 is a cross sectional view of a trench according to a second exemplary embodiment of the invention.
- FIG. 5 is a cross sectional view of a trench according to a third exemplary embodiment of the invention.
- FIG. 6 is a cross sectional view of a trench according to a fourth exemplary embodiment of the invention.
- FIG. 7 illustrates a trench of the present invention surrounding red pixels of a Bayer pattern
- FIG. 8 is a schematic diagram of a processor system incorporating an exemplary embodiment of the invention.
- wafer and substrate are to be understood as including silicon, silicon-on-insulator (SOI), or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures.
- SOI silicon-on-insulator
- SOS silicon-on-sapphire
- doped and undoped semiconductors doped and undoped semiconductors
- epitaxial layers of silicon supported by a base semiconductor foundation and other semiconductor structures.
- previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation.
- the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium-arsenide.
- pixel refers to a picture element unit cell having an active area and containing a photo-conversion device and other devices, e.g., transistors, for converting electromagnetic radiation to an electrical signal.
- a representative pixel cells are illustrated in the Figure s and description herein, and typically fabrication of all pixels in an image sensor will proceed simultaneously in a similar fashion.
- CMOS image sensor For simplicity, exemplary embodiments described herein are explained with reference to a CMOS image sensor. However, it should be noted that the invention is not limited to CMOS image sensors and may be used in any suitable device, for example, a charge coupled device (CCD) image sensor.
- CCD charge coupled device
- Shallow trench isolation regions for CMOS image sensors generally have a depth of less than about 3000 Angstroms ( ⁇ ) and are generally around about 2000 ⁇ to about 2500 ⁇ .
- STI regions are filled with a conventional insulator, such as oxides or high density plasma (HDP) oxides.
- a conventional insulator such as oxides or high density plasma (HDP) oxides.
- HDP high density plasma
- the width (W) may vary, but is preferably shorter than the depth (D) of the trench.
- a trench 202 is preferably filled with conductive materials containing silicon, preferably polysilicon or silicon-germanium.
- Conductive materials containing silicon may be easily deposited into trenches of various depths, unlike conventional insulation materials, e.g., silicon dioxide, silicon nitride, NO, ON, HDP, and ONO, which are difficult to fill in deep trenches.
- a conductive material containing silicon, or a combination of such conductive materials containing silicon to fill the trench 202 allows easy formation of a trench, particularly, a deep trench having a depth (D) greater than about 2000 ⁇ , and preferably about 4000 to about 5000 ⁇ .
- the trench 202 should extend to the epi layer 201 as shown in FIG. 2
- a trench according to the invention is deeper than a shallow trench, and accordingly has longer sidewalls than a shallow trench. Therefore, the longer sidewalls allow for a larger electrical connection region 323 along the sidewalls of the trench 202 such that electron storage capacitance, e.g., hole accumulation, in the electrical connection region 323 is increased in accordance with the invention.
- a trench in accordance with the invention provides improved isolation between pixels.
- the deeper trench better inhibits electrons from diffusing under the isolation trench to an adjacent pixel thereby preventing crosstalk between neighboring pixels.
- the deeper trench allows for tighter isolation design rules. Deeper trenches may also be narrower than shallow trenches, while still providing effective isolation between neighboring regions. Accordingly, the source/drain regions of one pixel may be brought closer to the active layer of an adjacent pixel, by narrowing the width of the deep trench.
- a trench 202 is etched into substrate 200 , which is adjacent to photodiode region 203 .
- the trench 202 preferably extends near, or directly above base layer 201 .
- An anisotropic etch is performed into the silicon substrate 200 to create a deep trench 202 .
- a resist and mask are applied, and photolithographic techniques are used to define the area to be etched-out of substrate 200 .
- a directional etching process, such as Reactive Ion Etching (RIE), or etching with a preferential anisotropic etchant is used to etch into a doped active layer to form the trench 202 .
- the resist and mask are removed leaving a structure that appears as shown in FIG. 3A .
- an oxide i.e., silicon oxide, silicon dioxide or other dielectric liner 204
- the liner may be formed by known techniques and may be a high density plasma (HDP) oxide, a spin on dielectric (SOD), e.g., silicon oxide, or other suitable material.
- Liner 204 can be substantially conformal such that the thickness of the liner 204 is substantially the same along the sidewalls 210 and at the bottom 220 of the trench 202 . In general, the thickness of the dielectric liner 204 along the sidewalls 210 should be at least about 100 Angstroms. Alternatively, a direct deposit of an insulator could be performed.
- part of the trench may be filled with disposable, doped oxide material after the trench etch to create a film over the trench.
- the disposable oxide film may be boron-doped BSG, or phosphor-doped PSG, or other suitable material.
- a HF dip will remove part of the film from the top of the trench, leaving film only along the sidewalls and bottom of the trench.
- a short anneal process then follows to out-diffuse dopants from the film to the sidewalls of the trench.
- the boron-doped BSG acts as a solid-source diffusion source for boron.
- a high concentration boron doped region will be formed near the sidewall and the bottom of the trench. This high-doped region will serve to connect the top surface p-layer 203 to the bottom p-substrate epi layer 201 in a pinned photodiode structure. Also, high conical sidewalls without the use of high dose implants can create a good interface without defects for reduced dark current.
- a highly doped (in-situ doped) n-type or p-type conductive material containing silicon 205 is deposited to fill the trench 202 .
- Suitable conductive materials containing silicon include polysilicon and silicon-germanium.
- the trench 202 may be filled with an undoped conductive material containing silicon, which can remain free of dopants or be subsequently implanted with dopants.
- a masked ion implant may be performed to dope the conductive material containing silicon.
- p-type ions such as boron (B) can be implanted into the conductive material 205 containing silicon using a photoresist mask.
- the depth of the trench can be tailored to extend to the surface of epi layer 201 .
- the starting epi thickness is 4 ⁇ m deep
- a trench having a depth of 3 ⁇ m would help to connect the buried p or n epi layer 201 to the upper surface p or n layer 203 after it diffuses out 1.5 ⁇ m towards the surface during the processing steps described above.
- a much deeper trench e.g., 8 ⁇ m may be used for such applications as infra-red, or near infra-red sensors.
- FIG. 4 illustrates yet another embodiment of the present invention, according to which trench 302 is lined with an oxide or dielectric liner 304 only on the sidewalls of the trench, and not on its bottom.
- the material filling the trench 302 for example, highly doped polysilicon, directly contacts the epi layer 201 located beneath the trench, providing a hookup area to the substrate 200 .
- the two sidewall STI layers isolate adjacent pixels and provide better scaling.
- the trench 302 is etched into substrate 200 , which is adjacent to photodiode region 203 .
- the trench 202 preferably extends near, or directly above base layer 201 .
- An anisotropic etch is performed into the silicon substrate 200 to create a deep trench.
- a resist and mask are applied, and photolithographic techniques are used to define the area to be etched-out of substrate 200 .
- a directional etching process such as Reactive Ion Etching (RIE), or etching with a preferential anisotropic etchant is used to etch into a doped active layer to form the trench 302 .
- RIE Reactive Ion Etching
- An oxide, such as silicon oxide, silicon dioxide or other dielectric liner 304 is grown or deposited on sidewalls 310 but not on bottom 320 of trench 302 , as also shown in FIG. 4 .
- the formation of the dielectric liner 304 only on sidewalls 310 may be accomplished, for example, by masking the bottom 320 of the trench 302 and then forming the dielectric liner 304 on the sidewalls 310 .
- the dielectric liner 304 may be first formed within the trench 302 , on both the sidewalls 310 and the bottom 320 , and then removed from the bottom 320 .
- Liner 304 may be formed by known techniques and may be a high density plasma (HDP) oxide, a spin on dielectric (SOD), e.g., silicon oxide, or other suitable material. In general, the thickness of the dielectric liner 304 along the sidewalls 310 should be at least about 100 Angstroms.
- HDP high density plasma
- SOD spin on dielectric
- a highly doped (in-situ doped) n-type or p-type conductive material containing silicon 305 is next deposited to fill the trench 302 .
- Suitable conductive materials containing silicon include polysilicon and silicon-germanium.
- the trench 302 may be filled with an undoped conductive material containing silicon, which can remain free of dopants or be subsequently implanted with dopants.
- a masked ion implant may be performed to dope the conductive material containing silicon.
- p-type ions such as boron (B) can be implanted into the conductive material 305 containing silicon using a photoresist mask.
- FIG. 5 illustrates yet another embodiment of the present invention, according to which trench 402 incorporates a plurality of dielectric films, at least two of each having different refractive indices.
- FIG. 5 depicts trench 402 containing three materials 410 , 420 and 430 having different refractive indices. Based on the refractive indices, the layering structure of materials 410 , 420 and 430 is configured so that photons entering the trench 402 from adjacent circuitry will be reflected away from the photodiode region 203 .
- material 410 has a greater refractive index that that of material 420 , which in turn has a greater refractive index than that of material 430 .
- the materials having different refractive indices may comprise any dielectric material, such as undoped polysilicon, silicon dioxide, aluminum dioxide, spin-on-dielectric (SOD), silicon nitride, or any combination of these dielectric materials.
- dielectric material such as undoped polysilicon, silicon dioxide, aluminum dioxide, spin-on-dielectric (SOD), silicon nitride, or any combination of these dielectric materials.
- PE-oxide PECVD oxide
- FSG-oxide fluorinated silica glass oxide
- PE-oxide and FSG-oxide multiple layers may be also used as combinations of materials with different refractive indices to fill in trench 402 .
- the PE-oxide/FSG-oxide combination for improving optical crosstalk above the silicon active area of a CMOS image sensor is disclosed, for example, by Hsu et al. in Light Guide for Pixel Crosstalk Improvement, Deep Submicron CMOS Image Sensor , IEEE Vol. 25, No. 1 (January 2004), the disclosure of which is incorporated by reference herein.
- the total internal reflection (TIR) is minimized so that the photons that would otherwise get lost are confined and they bounce off an interface that has refractive index difference between the two materials. This, in turn, allows an increase in the quantum efficiency of the array.
- FIG. 6 illustrates yet another embodiment of the present invention.
- a contact 500 is dropped to the conductive material 205 of trench 502 so that any trapped charge into the conductive material 205 may be efficiently removed.
- the trench 502 is similar to the trench 202 of FIGS. 3A-3B and is formed by a process similar to that for the formation of the trench 202 .
- the difference between the trenches 502 and 202 is that the trench 502 has contact 500 to the conductive material 205 inside of the trench 502 .
- Providing contact 500 may be accomplished by strapping the conductive material 205 (for example, highly doped polysilicon or undoped conductive material containing silicon) in the array together and dropping a contact in the edge of the array.
- the conductive material 205 for example, highly doped polysilicon or undoped conductive material containing silicon
- this bias can be adjusted to create an accumulation region around the sidewalls of the STI. By doing so, it is possible to reduce or eliminate the need for doping the sidewall region.
- the sidewall has to be p-type to hookup to the substrate.
- the conductive material 205 inside of the trench 502 is n+ polysilicon, this material can be biased negatively to create a hole-rich accumulation region on the sidewalls 210 of the trench 502 .
- the conductive material 205 inside of the trench 502 is p+ polysilicon, then the p+ polysilicon would be biased positively.
- the bias may be in the range of about 100 to 500 mV in absolute value.
- the bias conditions would be reversed to create an electron-rich accumulation region on the sidewalls 210 of the trench 502 .
- FIG. 7 illustrate an exemplary application of the deep trench isolation structures of the present invention to a color filter array 700 for capturing images in a digital camera, for example.
- the color filter array 700 comprises a plurality of deep trench isolation structures, such as the deep trench isolation structures 202 of FIGS. 3A-3C , for example, provided around the perimeter of predefined pixels 701 covered by corresponding color filters.
- the color filter array 700 of the present invention comprises deep trench isolation structures 202 surrounding red pixels 701 of a color filter array Bayer pattern.
- the deep trench isolation structures of the present invention may be used for isolating pixel cells of any known color filter array, and thus the invention is not limited to a Bayer color filter array.
- a Bayer pattern comprises pixels which are represented by squares in the grid of FIG. 7 .
- Each pixel includes an electronic sensor which measures the light falling on it.
- Pixels 701 have a red filter to measure red light and are represented by an R in the pattern.
- the Bayer pattern is replicated throughout the entire color filter array in both the horizontal and vertical directions. By providing deep trenches around the red pixels of a color filter array, such as the Bayer color filter array of FIG. 7 , crosstalk between the red pixels (which have a deeper photon absorption than the green and blue pixels) is decreased and the image quality is accordingly increased.
- the deep trench isolation structures have been illustrated in FIG. 7 as completely surrounding the red pixels 701 of a Bayer color filter array, it must be understood that this embodiment is only exemplary. As such, the present invention also contemplates the formation of deep trench isolation structures, such as the deep trench isolation structures 202 , 302 , 402 , 502 of the present invention, only partially surrounding red pixels of a color filter array, such as the red pixels 701 of the Bayer pattern of FIG. 7 . In addition, the deep trench isolation structures of the present invention may be formed surrounding totally or partially other pixels of a color filter array, for example the green pixels, or a combination of the red, green and blue pixels of a color array, as desired.
- a processor based system 600 which includes a CMOS image sensor 642 according to the invention is illustrated in FIG. 8 .
- Processor based system 600 is exemplary of a system having digital circuits, which could include an image sensor. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention.
- Processor based system 600 such as a computer system, for example generally comprises a central processing unit (CPU) 644 , for example, a microprocessor, which communicates with an input/output (I/O) device 646 over a bus 652 .
- the CMOS image sensor 642 also includes an IC with a single or multiple isolation trench structures such as the deep trench isolation structures 202 , 302 , 402 , 502 of the present invention.
- the CMOS image sensor 642 also communicates with components of the system 600 over bus 652 .
- the computer system 600 also includes random access memory (RAM) 648 , and, in the case of a computer system may include peripheral devices such as a flash memory card 654 , or a compact disk (CD) ROM drive 656 , which also communicate with CPU 644 over the bus 652 . It may also be desirable to integrate the processor 654 , CMOS image sensor 642 and memory 648 on a single IC chip.
- RAM random access memory
- peripheral devices such as a flash memory card 654 , or a compact disk (CD) ROM drive 656 , which also communicate with CPU 644 over the bus 652 . It may also be desirable to integrate the processor 654 , CMOS image sensor 642 and memory 648 on a single IC chip.
- the invention is not limited to these embodiments.
- the invention also has applicability to other types of photodiodes and to photodiodes formed from npn regions in a substrate. If an NPN-type photodiode is formed the dopant and conductivity types of all structures would change accordingly.
Abstract
Isolation methods and devices for isolating regions of a semiconductor device are disclosed. The isolation methods and structures include forming an isolating trench among pixels or other active areas of a semiconductor device. The trench extends through the substrate to the base layer, wherein a liner may be deposited on the side walls of the trench. A conductive material is deposited into the trench to block electrons from passing through.
Description
- The present invention relates generally to semiconductor devices, and more particularly, to trench isolation technology for use in semiconductor devices, including CMOS image sensors.
- CMOS imagers are increasingly being used as low cost imaging devices over charge coupled devices (CCD). A CMOS image sensor circuit includes a focal plane array of pixel cells, each one of the cells including a photo-conversion device for generating and accumulating charge in response to light incident on the pixel cell. Each pixel cell also includes devices, e.g., transistors, for transferring charge from the photo-conversion device to readout circuitry for readout.
-
FIGS. 1A-1B depict two adjacent conventionalCMOS pixel cells array 199.FIG. 1A is a top plan view of the pixel cells andFIG. 1B is a cross-sectional view of the pixel cells ofFIG. 1A alongline 1B-1B′.Pixel cells substrate 101.Substrate 101 is a p-type substrate overlying a heavily doped p-type substrate base 102. Eachpixel cell photodiode photodiodes type surface layer type region photodiodes substrate 101. - There are sensing nodes, which are depicted as
floating diffusion nodes respective transfer gate diffusion nodes photodiodes respective transfer gates - While not shown in
FIGS. 1A-1B , eachpixel cell floating diffusion regions -
Adjacent pixel cells array 199, can interfere with each another causing crosstalk, which results in poor image quality. Crosstalk can be either optical or electrical. Isolation techniques have been used to prevent crosstalk between pixel cells. This disclosure concerns electrical isolation techniques to prevent crosstalk. Electrical isolation is complex and depends on a number of factors including photon absorption in thesubstrate 101, photon wavelength, characteristics of thepinned photodiodes substrate 101, among others. - Shallow trench isolation (STI) is one electrical isolation technique, which has been used to isolate pixels cells, as well as devices or circuitry, from one another. In general, for STI, a
trench substrate 101 and filled with a dielectric to provide a physical and electrical barrier between adjacent pixels (100 a, 110 b), devices, or circuitry. The depth of an STI region is generally from about 2000 Angstroms (Å) to about 2500 Å. - One drawback associated with STI is crosstalk from a photon that is absorbed deep within the
substrate 101 of pinnedphotodiodes TABLE 1 Wavelength (Nanometers) Absorption Depth (Microns) 400 0.19 450 1.0 500 2.3 550 3.3 600 5.0 650 7.6 700 8.5 750 16 800 23 850 46 900 62 950 150 1000 470 1050 1500 1100 7600 - Longer wavelength photons are absorbed deep within the
substrate 101. Therefore, pinnedphotodiodes substrate 101 before being absorbed and generate charge carriers. Therefore, electrons generated by such photons must travel long distances before reaching the floating diffusion region. Accordingly, there is a greater chance that such electrons will travel to other pixel cells, causing crosstalk between adjacent pixels. - Accordingly, it is desirable to provide an improved isolation technique that prevents crosstalk from one pixel cell to another, and particularly from a pixel cell that absorbs photons having long wavelengths.
- The invention provided a deep trench isolation structure and method for reducing crosstalk among semiconductor circuits, and particularly among adjacent photodiodes formed in pixel circuits. Under a preferred embodiment, a trench is etched into a substrate adjacent to a photodiode region, wherein the trench extends to an epitaxial layer below the substrate. Once the trench is formed, a thin oxide layer is formed inside the trench, or alternately, a layer of dielectric material may be directly deposited over the trench. Subsequently, a polysilicon deposition is used to fill the trench.
- The foregoing and other advantages and features of the invention will become more apparent from the detailed description of exemplary embodiments provided below with reference to the accompanying drawings.
-
FIG. 1A is a top plan view of two pixels of a CMOS pixel cell; -
FIG. 1B is a cross sectional view of the pixel cell ofFIG. 1A ; -
FIG. 2 is a cross sectional view of a trench according to a first exemplary embodiment of the invention; -
FIG. 3A is a cross sectional view of the pixel cells ofFIG. 2A at an intermediate stage of processing; -
FIG. 3B is a cross sectional view of the pixel cells ofFIG. 2A at an intermediate stage of processing; -
FIG. 3C is a cross sectional view of the pixel cells ofFIG. 2A at an intermediate stage of processing; -
FIG. 4 is a cross sectional view of a trench according to a second exemplary embodiment of the invention; -
FIG. 5 is a cross sectional view of a trench according to a third exemplary embodiment of the invention; -
FIG. 6 is a cross sectional view of a trench according to a fourth exemplary embodiment of the invention; -
FIG. 7 illustrates a trench of the present invention surrounding red pixels of a Bayer pattern; and -
FIG. 8 is a schematic diagram of a processor system incorporating an exemplary embodiment of the invention. - In the following detailed description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way, of illustration of specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.
- The terms “wafer” and “substrate” are to be understood as including silicon, silicon-on-insulator (SOI), or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a “wafer” or “substrate” in the following description, previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium-arsenide.
- The term “pixel” refers to a picture element unit cell having an active area and containing a photo-conversion device and other devices, e.g., transistors, for converting electromagnetic radiation to an electrical signal. For purposes of illustration, a representative pixel cells are illustrated in the Figure s and description herein, and typically fabrication of all pixels in an image sensor will proceed simultaneously in a similar fashion.
- For simplicity, exemplary embodiments described herein are explained with reference to a CMOS image sensor. However, it should be noted that the invention is not limited to CMOS image sensors and may be used in any suitable device, for example, a charge coupled device (CCD) image sensor.
- Shallow trench isolation regions for CMOS image sensors generally have a depth of less than about 3000 Angstroms (Å) and are generally around about 2000 Å to about 2500 Å. Typically, STI regions are filled with a conventional insulator, such as oxides or high density plasma (HDP) oxides. However, it is difficult to fill trenches having a depth greater than 2500 Å with conventional insulators due to the limited spacing within the trench, for example, undesirable voids or air gaps are formed when oxides are used to fill trenches having a depth greater than about 2500 Å. The width (W) may vary, but is preferably shorter than the depth (D) of the trench.
- In accordance with an exemplary embodiment of the invention shown in
FIG. 2 , atrench 202 is preferably filled with conductive materials containing silicon, preferably polysilicon or silicon-germanium. Conductive materials containing silicon may be easily deposited into trenches of various depths, unlike conventional insulation materials, e.g., silicon dioxide, silicon nitride, NO, ON, HDP, and ONO, which are difficult to fill in deep trenches. Thus, using a conductive material containing silicon, or a combination of such conductive materials containing silicon, to fill thetrench 202 allows easy formation of a trench, particularly, a deep trench having a depth (D) greater than about 2000 Å, and preferably about 4000 to about 5000 Å. In a preferred embodiment, thetrench 202 should extend to theepi layer 201 as shown inFIG. 2 - Generally, the deeper the
trench 202 the better the isolation. With respect to CMOS image sensors in particular, the deeper thetrench 202 the higher the electron storage capacitance of the CMOS image sensor. A trench according to the invention is deeper than a shallow trench, and accordingly has longer sidewalls than a shallow trench. Therefore, the longer sidewalls allow for a larger electrical connection region 323 along the sidewalls of thetrench 202 such that electron storage capacitance, e.g., hole accumulation, in the electrical connection region 323 is increased in accordance with the invention. - The use of a trench in accordance with the invention provides improved isolation between pixels. The deeper trench better inhibits electrons from diffusing under the isolation trench to an adjacent pixel thereby preventing crosstalk between neighboring pixels. Also the deeper trench allows for tighter isolation design rules. Deeper trenches may also be narrower than shallow trenches, while still providing effective isolation between neighboring regions. Accordingly, the source/drain regions of one pixel may be brought closer to the active layer of an adjacent pixel, by narrowing the width of the deep trench.
- The fabrication of an
exemplary trench 202 is described below with reference toFIGS. 3A-3C . No particular order is required for any of the steps described herein, except for those logically requiring the results of prior actions. Accordingly, while the steps below are described as being performed in a general order, the order is exemplary only and may be altered. - As shown in
FIG. 3A , atrench 202 is etched intosubstrate 200, which is adjacent tophotodiode region 203. Thetrench 202 preferably extends near, or directly abovebase layer 201. An anisotropic etch is performed into thesilicon substrate 200 to create adeep trench 202. A resist and mask are applied, and photolithographic techniques are used to define the area to be etched-out ofsubstrate 200. A directional etching process, such as Reactive Ion Etching (RIE), or etching with a preferential anisotropic etchant is used to etch into a doped active layer to form thetrench 202. The resist and mask are removed leaving a structure that appears as shown inFIG. 3A . - Referring now to
FIG. 3B , an oxide, i.e., silicon oxide, silicon dioxide or otherdielectric liner 204, is grown or deposited onsidewalls 210 and bottom 220 oftrench 202. The liner may be formed by known techniques and may be a high density plasma (HDP) oxide, a spin on dielectric (SOD), e.g., silicon oxide, or other suitable material.Liner 204 can be substantially conformal such that the thickness of theliner 204 is substantially the same along thesidewalls 210 and at the bottom 220 of thetrench 202. In general, the thickness of thedielectric liner 204 along thesidewalls 210 should be at least about 100 Angstroms. Alternatively, a direct deposit of an insulator could be performed. - Furthermore, part of the trench may be filled with disposable, doped oxide material after the trench etch to create a film over the trench. The disposable oxide film may be boron-doped BSG, or phosphor-doped PSG, or other suitable material. After the film is deposited in the trench, a HF dip will remove part of the film from the top of the trench, leaving film only along the sidewalls and bottom of the trench. A short anneal process then follows to out-diffuse dopants from the film to the sidewalls of the trench. In this manner, the boron-doped BSG acts as a solid-source diffusion source for boron.
- In the case of a PNP photodiode having a BSG film, a high concentration boron doped region will be formed near the sidewall and the bottom of the trench. This high-doped region will serve to connect the top surface p-
layer 203 to the bottom p-substrate epi layer 201 in a pinned photodiode structure. Also, high conical sidewalls without the use of high dose implants can create a good interface without defects for reduced dark current. - Referring now to
FIG. 3C , a highly doped (in-situ doped) n-type or p-type conductivematerial containing silicon 205 is deposited to fill thetrench 202. Suitable conductive materials containing silicon include polysilicon and silicon-germanium. Alternatively, thetrench 202 may be filled with an undoped conductive material containing silicon, which can remain free of dopants or be subsequently implanted with dopants. If the trench is filled with undoped polysilicon that is to be doped, a masked ion implant may be performed to dope the conductive material containing silicon. For example, in the case of a p-type active layer, with p-type wells, p-type ions such as boron (B) can be implanted into theconductive material 205 containing silicon using a photoresist mask. - Depending on the placement of the
epi layer 201, the depth of the trench can be tailored to extend to the surface ofepi layer 201. For example, if the starting epi thickness is 4 μm deep, a trench having a depth of 3 μm would help to connect the buried p or n epilayer 201 to the upper surface p orn layer 203 after it diffuses out 1.5 μm towards the surface during the processing steps described above. A much deeper trench (e.g., 8 μm) may be used for such applications as infra-red, or near infra-red sensors. -
FIG. 4 illustrates yet another embodiment of the present invention, according to whichtrench 302 is lined with an oxide ordielectric liner 304 only on the sidewalls of the trench, and not on its bottom. In this manner, the material filling thetrench 302, for example, highly doped polysilicon, directly contacts theepi layer 201 located beneath the trench, providing a hookup area to thesubstrate 200. In addition, the two sidewall STI layers isolate adjacent pixels and provide better scaling. - As in the previously described embodiment, the
trench 302 is etched intosubstrate 200, which is adjacent tophotodiode region 203. Thetrench 202 preferably extends near, or directly abovebase layer 201. An anisotropic etch is performed into thesilicon substrate 200 to create a deep trench. A resist and mask are applied, and photolithographic techniques are used to define the area to be etched-out ofsubstrate 200. A directional etching process, such as Reactive Ion Etching (RIE), or etching with a preferential anisotropic etchant is used to etch into a doped active layer to form thetrench 302. - An oxide, such as silicon oxide, silicon dioxide or other
dielectric liner 304 is grown or deposited onsidewalls 310 but not onbottom 320 oftrench 302, as also shown inFIG. 4 . The formation of thedielectric liner 304 only onsidewalls 310 may be accomplished, for example, by masking thebottom 320 of thetrench 302 and then forming thedielectric liner 304 on thesidewalls 310. Alternatively, thedielectric liner 304 may be first formed within thetrench 302, on both thesidewalls 310 and the bottom 320, and then removed from the bottom 320. An etching process, such as an HF dip for example, may be conducted to remove part of the film from the bottom of the trench, leaving dielectric film only along the sidewalls of the trench.Liner 304 may be formed by known techniques and may be a high density plasma (HDP) oxide, a spin on dielectric (SOD), e.g., silicon oxide, or other suitable material. In general, the thickness of thedielectric liner 304 along thesidewalls 310 should be at least about 100 Angstroms. - A highly doped (in-situ doped) n-type or p-type conductive
material containing silicon 305 is next deposited to fill thetrench 302. Suitable conductive materials containing silicon include polysilicon and silicon-germanium. Alternatively, thetrench 302 may be filled with an undoped conductive material containing silicon, which can remain free of dopants or be subsequently implanted with dopants. If the trench is filled with undoped polysilicon that is to be doped, a masked ion implant may be performed to dope the conductive material containing silicon. For example, in the case of a p-type active layer, with p-type wells, p-type ions such as boron (B) can be implanted into theconductive material 305 containing silicon using a photoresist mask. -
FIG. 5 illustrates yet another embodiment of the present invention, according to whichtrench 402 incorporates a plurality of dielectric films, at least two of each having different refractive indices. For example,FIG. 5 depictstrench 402 containing threematerials materials trench 402 from adjacent circuitry will be reflected away from thephotodiode region 203. Illustratively,material 410 has a greater refractive index that that ofmaterial 420, which in turn has a greater refractive index than that ofmaterial 430. For exemplary purposes only, the materials having different refractive indices may comprise any dielectric material, such as undoped polysilicon, silicon dioxide, aluminum dioxide, spin-on-dielectric (SOD), silicon nitride, or any combination of these dielectric materials. - A combination of PE-oxide (PECVD oxide) with a refractive index of 1.46 and FSG-oxide (fluorinated silica glass oxide) with a refractive index of 1.435, as well as PE-oxide and FSG-oxide multiple layers, may be also used as combinations of materials with different refractive indices to fill in
trench 402. The PE-oxide/FSG-oxide combination for improving optical crosstalk above the silicon active area of a CMOS image sensor is disclosed, for example, by Hsu et al. in Light Guide for Pixel Crosstalk Improvement, Deep Submicron CMOS Image Sensor, IEEE Vol. 25, No. 1 (January 2004), the disclosure of which is incorporated by reference herein. By engineering the refractive index between two dielectric materials, for example, the total internal reflection (TIR) is minimized so that the photons that would otherwise get lost are confined and they bounce off an interface that has refractive index difference between the two materials. This, in turn, allows an increase in the quantum efficiency of the array. - Reference is now made to
FIG. 6 which illustrates yet another embodiment of the present invention. According to this embodiment, acontact 500 is dropped to theconductive material 205 oftrench 502 so that any trapped charge into theconductive material 205 may be efficiently removed. Thetrench 502 is similar to thetrench 202 ofFIGS. 3A-3B and is formed by a process similar to that for the formation of thetrench 202. The difference between thetrenches trench 502 hascontact 500 to theconductive material 205 inside of thetrench 502. - Providing
contact 500 may be accomplished by strapping the conductive material 205 (for example, highly doped polysilicon or undoped conductive material containing silicon) in the array together and dropping a contact in the edge of the array. In this manner, by providing a contact to theconductive material 205 inside of thetrench 502, it is possible to bias the conductive material (for example polysilicon) negative or positive. Depending on the pinned photodiode structure and the doping type of the polysilicon, this bias can be adjusted to create an accumulation region around the sidewalls of the STI. By doing so, it is possible to reduce or eliminate the need for doping the sidewall region. For example, in a PNP pinned photodiode, the sidewall has to be p-type to hookup to the substrate. If theconductive material 205 inside of thetrench 502 is n+ polysilicon, this material can be biased negatively to create a hole-rich accumulation region on thesidewalls 210 of thetrench 502. Alternatively, if theconductive material 205 inside of thetrench 502 is p+ polysilicon, then the p+ polysilicon would be biased positively. The bias may be in the range of about 100 to 500 mV in absolute value. For a NPN pinned photodiode, the bias conditions would be reversed to create an electron-rich accumulation region on thesidewalls 210 of thetrench 502. -
FIG. 7 illustrate an exemplary application of the deep trench isolation structures of the present invention to acolor filter array 700 for capturing images in a digital camera, for example. Thecolor filter array 700 comprises a plurality of deep trench isolation structures, such as the deeptrench isolation structures 202 ofFIGS. 3A-3C , for example, provided around the perimeter ofpredefined pixels 701 covered by corresponding color filters. For exemplary purposes only, thecolor filter array 700 of the present invention comprises deeptrench isolation structures 202 surroundingred pixels 701 of a color filter array Bayer pattern. However, the deep trench isolation structures of the present invention may be used for isolating pixel cells of any known color filter array, and thus the invention is not limited to a Bayer color filter array. - As known in the art, a Bayer pattern comprises pixels which are represented by squares in the grid of
FIG. 7 . Each pixel includes an electronic sensor which measures the light falling on it.Pixels 701 have a red filter to measure red light and are represented by an R in the pattern. Those pixels which have a green filter measure green light and are represented by a G in the pattern, and those pixels which have a blue filter measure blue light and are represented by a B in the pattern. The Bayer pattern is replicated throughout the entire color filter array in both the horizontal and vertical directions. By providing deep trenches around the red pixels of a color filter array, such as the Bayer color filter array ofFIG. 7 , crosstalk between the red pixels (which have a deeper photon absorption than the green and blue pixels) is decreased and the image quality is accordingly increased. - Although the deep trench isolation structures have been illustrated in
FIG. 7 as completely surrounding thered pixels 701 of a Bayer color filter array, it must be understood that this embodiment is only exemplary. As such, the present invention also contemplates the formation of deep trench isolation structures, such as the deeptrench isolation structures red pixels 701 of the Bayer pattern ofFIG. 7 . In addition, the deep trench isolation structures of the present invention may be formed surrounding totally or partially other pixels of a color filter array, for example the green pixels, or a combination of the red, green and blue pixels of a color array, as desired. - A processor based
system 600, which includes aCMOS image sensor 642 according to the invention is illustrated inFIG. 8 . Processor basedsystem 600 is exemplary of a system having digital circuits, which could include an image sensor. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention. - Processor based
system 600, such as a computer system, for example generally comprises a central processing unit (CPU) 644, for example, a microprocessor, which communicates with an input/output (I/O)device 646 over abus 652. TheCMOS image sensor 642 also includes an IC with a single or multiple isolation trench structures such as the deeptrench isolation structures CMOS image sensor 642 also communicates with components of thesystem 600 overbus 652. Thecomputer system 600 also includes random access memory (RAM) 648, and, in the case of a computer system may include peripheral devices such as aflash memory card 654, or a compact disk (CD)ROM drive 656, which also communicate withCPU 644 over thebus 652. It may also be desirable to integrate theprocessor 654,CMOS image sensor 642 andmemory 648 on a single IC chip. - While the above embodiments are described in connection with the formation of PNP-type photodiodes the invention is not limited to these embodiments. The invention also has applicability to other types of photodiodes and to photodiodes formed from npn regions in a substrate. If an NPN-type photodiode is formed the dopant and conductivity types of all structures would change accordingly.
- The above description and drawings are only to be considered illustrative of exemplary embodiments, which achieve the features and advantages of the invention. Modification and substitutions to specific process conditions and structures can be made without departing from the spirit and scope of the invention. While the above embodiments are described in connection with the formation of PNP-type photodiodes the invention is not limited to these embodiments. Accordingly, the invention is not to be considered as being limited by the foregoing description and drawings, but is only limited by the scope of the appended claims.
Claims (13)
1-36. (canceled)
37. A method of forming a structure for isolating areas in a semiconductor device, said method comprising:
forming a trench having sidewalls in a substrate, said trench extending to a surface of a base layer below said substrate; and
at least partially filling said trench with a conductive material.
38. The method of claim 37 , further comprising forming a dielectric liner along the sidewalls.
39. The method of claim 38 , wherein the dielectric liner is formed of at least two materials having different indices of refraction.
40. The method of claim 38 , wherein the dielectric liner comprises an oxide material.
41. The method of claim 38 , wherein the dielectric liner is one of high-density plasma oxide and spin on dielectric oxide.
42. The method of claim 37 , wherein the conductive material comprises one of doped polysilicon, undoped polysilicon and boron-doped carbon.
43. The method of claim 37 , wherein the trench is formed to a depth greater than about 2000 Angstroms.
44. The method of claim 42 , wherein the trench is formed to a depth in the range of about 4000 to about 5000 Angstroms.
45. The method of claim 37 , wherein the semiconductor device is part of a color filter array.
46. The method of claim 45 , wherein the semiconductor device is part of a Bayer pattern.
47. The method of claim 37 , wherein the semiconductor device comprises a CMOS image sensor.
48. The method of claim 37 , wherein the semiconductor device comprises a CCD image sensor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/247,195 US20060038252A1 (en) | 2004-02-20 | 2005-10-12 | Reduced crosstalk sensor and method of formation |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/781,706 US7492027B2 (en) | 2004-02-20 | 2004-02-20 | Reduced crosstalk sensor and method of formation |
US11/247,195 US20060038252A1 (en) | 2004-02-20 | 2005-10-12 | Reduced crosstalk sensor and method of formation |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/781,706 Division US7492027B2 (en) | 2004-02-20 | 2004-02-20 | Reduced crosstalk sensor and method of formation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060038252A1 true US20060038252A1 (en) | 2006-02-23 |
Family
ID=34860920
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/781,706 Ceased US7492027B2 (en) | 2004-02-20 | 2004-02-20 | Reduced crosstalk sensor and method of formation |
US11/247,195 Abandoned US20060038252A1 (en) | 2004-02-20 | 2005-10-12 | Reduced crosstalk sensor and method of formation |
US13/029,965 Active 2024-06-05 USRE45633E1 (en) | 2004-02-20 | 2011-02-17 | Reduced crosstalk sensor and method of formation |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/781,706 Ceased US7492027B2 (en) | 2004-02-20 | 2004-02-20 | Reduced crosstalk sensor and method of formation |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/029,965 Active 2024-06-05 USRE45633E1 (en) | 2004-02-20 | 2011-02-17 | Reduced crosstalk sensor and method of formation |
Country Status (1)
Country | Link |
---|---|
US (3) | US7492027B2 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070141801A1 (en) * | 2005-12-15 | 2007-06-21 | Samsung Electronics Co., Ltd. | Semiconductor devices, CMOS image sensors, and methods of manufacturing same |
US20080122960A1 (en) * | 2006-08-17 | 2008-05-29 | Micron Technology, Inc. | Method of forming a uniform color filter array |
US20090206377A1 (en) * | 2008-02-19 | 2009-08-20 | Pradyumna Kumar Swain | Method and device for reducing crosstalk in back illuminated imagers |
US20100025571A1 (en) * | 2006-12-08 | 2010-02-04 | Sony Corporation | Solid-state image pickup device, method for manufacturing solid-state image pickup device, and camera |
US20100200738A1 (en) * | 2007-10-03 | 2010-08-12 | Canon Kabushiki Kaisha | Photoelectric conversion device and imaging system |
US20100200943A1 (en) * | 2005-11-30 | 2010-08-12 | Stmicroelectronics Sa | Photosensitive cell with light guide |
US20100308427A1 (en) * | 2009-06-09 | 2010-12-09 | Victor Lenchenkov | Image sensors with light guides |
US20120032235A1 (en) * | 2010-08-09 | 2012-02-09 | Manoj Bikumandla | Backside Stimulated Sensor with Background Current Manipulation |
US8133774B2 (en) | 2009-03-26 | 2012-03-13 | International Business Machines Corporation | SOI radio frequency switch with enhanced electrical isolation |
US8542311B2 (en) | 2011-01-20 | 2013-09-24 | Aptina Imaging Corporation | Multisection light guides for image sensor pixels |
US20130321685A1 (en) * | 2012-05-31 | 2013-12-05 | Samsung Electronics Co., Ltd. | Unit pixel of image sensor and pixel array including the unit pixel |
US8987841B2 (en) | 2010-08-09 | 2015-03-24 | Omnivision Technologies, Inc. | Backside stimulated sensor with background current manipulation |
TWI548075B (en) * | 2015-05-28 | 2016-09-01 | 力晶科技股份有限公司 | Image sensor and method of manufacturing the same |
US11791367B2 (en) * | 2019-12-02 | 2023-10-17 | Wuhan Xinxin Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of fabricating the same |
Families Citing this family (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7057256B2 (en) | 2001-05-25 | 2006-06-06 | President & Fellows Of Harvard College | Silicon-based visible and near-infrared optoelectric devices |
US7442629B2 (en) | 2004-09-24 | 2008-10-28 | President & Fellows Of Harvard College | Femtosecond laser-induced formation of submicrometer spikes on a semiconductor substrate |
US7492027B2 (en) | 2004-02-20 | 2009-02-17 | Micron Technology, Inc. | Reduced crosstalk sensor and method of formation |
US7154136B2 (en) * | 2004-02-20 | 2006-12-26 | Micron Technology, Inc. | Isolation structures for preventing photons and carriers from reaching active areas and methods of formation |
US7696592B2 (en) * | 2004-07-07 | 2010-04-13 | Panasonic Corporation | Solid state imaging apparatus method for fabricating the same and camera using the same |
US7348651B2 (en) * | 2004-12-09 | 2008-03-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Pinned photodiode fabricated with shallow trench isolation |
KR100790225B1 (en) * | 2005-12-26 | 2008-01-02 | 매그나칩 반도체 유한회사 | Image sensor and method for manufacturing the same |
US7982284B2 (en) * | 2006-06-28 | 2011-07-19 | Infineon Technologies Ag | Semiconductor component including an isolation structure and a contact to the substrate |
KR100869743B1 (en) * | 2006-12-29 | 2008-11-21 | 동부일렉트로닉스 주식회사 | CMOS Image Sensor and Method of Manufaturing Thereof |
WO2009087533A1 (en) * | 2008-01-04 | 2009-07-16 | Nxp B.V. | Optical and electrical isolation of imager pixels and method for its fabrication |
FR2930676B1 (en) | 2008-04-24 | 2011-07-22 | St Microelectronics Crolles 2 | IMAGE SENSOR WITH VERY LOW DIMENSIONS |
KR20100057302A (en) * | 2008-11-21 | 2010-05-31 | 삼성전자주식회사 | Image sensor and method for manufacturing thereof |
US20100148230A1 (en) * | 2008-12-11 | 2010-06-17 | Stevens Eric G | Trench isolation regions in image sensors |
KR101776955B1 (en) * | 2009-02-10 | 2017-09-08 | 소니 주식회사 | Solid-state imaging device, method of manufacturing the same, and electronic apparatus |
US8674469B2 (en) * | 2009-04-23 | 2014-03-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Isolation structure for backside illuminated image sensor |
US8558336B2 (en) * | 2009-08-17 | 2013-10-15 | United Microelectronics Corp. | Semiconductor photodetector structure and the fabrication method thereof |
EP2315251A1 (en) * | 2009-10-22 | 2011-04-27 | STMicroelectronics (Crolles 2) SAS | Imager with vertical transfer gate and its method of fabrication |
JP5172819B2 (en) * | 2009-12-28 | 2013-03-27 | 株式会社東芝 | Solid-state imaging device |
US8692198B2 (en) | 2010-04-21 | 2014-04-08 | Sionyx, Inc. | Photosensitive imaging devices and associated methods |
CN103081128B (en) | 2010-06-18 | 2016-11-02 | 西奥尼克斯公司 | High-speed light sensitive device and correlation technique |
KR101083638B1 (en) * | 2010-07-05 | 2011-11-17 | 주식회사 하이닉스반도체 | Image sensor and method for fabricating the same |
JP5726005B2 (en) * | 2010-08-02 | 2015-05-27 | アイメックImec | Method for manufacturing CMOS imaging device array |
US8507962B2 (en) | 2010-10-04 | 2013-08-13 | International Business Machines Corporation | Isolation structures for global shutter imager pixel, methods of manufacture and design structures |
FR2969385A1 (en) | 2010-12-21 | 2012-06-22 | St Microelectronics Crolles 2 | IMAGE SENSOR WITH REDUCED INTERMODULATION RATE |
FR2969384A1 (en) | 2010-12-21 | 2012-06-22 | St Microelectronics Sa | IMAGE SENSOR WITH REDUCED INTERMODULATION |
JP6299058B2 (en) | 2011-03-02 | 2018-03-28 | ソニー株式会社 | Solid-state imaging device, method for manufacturing solid-state imaging device, and electronic apparatus |
US9496308B2 (en) | 2011-06-09 | 2016-11-15 | Sionyx, Llc | Process module for increasing the response of backside illuminated photosensitive imagers and associated methods |
JP2014525091A (en) | 2011-07-13 | 2014-09-25 | サイオニクス、インク. | Biological imaging apparatus and related method |
US8853811B2 (en) * | 2011-11-07 | 2014-10-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image sensor trench isolation with conformal doping |
US8772898B2 (en) * | 2012-02-09 | 2014-07-08 | Omnivision Technologies, Inc. | Lateral light shield in backside illuminated imaging sensors |
US9064764B2 (en) | 2012-03-22 | 2015-06-23 | Sionyx, Inc. | Pixel isolation elements, devices, and associated methods |
US20140048897A1 (en) * | 2012-08-16 | 2014-02-20 | Omnivision Technologies, Inc. | Pixel with negatively-charged shallow trench isolation (sti) liner |
US9160949B2 (en) * | 2013-04-01 | 2015-10-13 | Omnivision Technologies, Inc. | Enhanced photon detection device with biased deep trench isolation |
KR20140142401A (en) * | 2013-06-03 | 2014-12-12 | 에스케이하이닉스 주식회사 | Semiconductor device and method of manufacturing the same |
WO2014209421A1 (en) | 2013-06-29 | 2014-12-31 | Sionyx, Inc. | Shallow trench textured regions and associated methods |
US8878242B1 (en) * | 2013-07-08 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pickup device structure within a device isolation region |
JP2015106621A (en) * | 2013-11-29 | 2015-06-08 | ソニー株式会社 | Solid-state imaging element and manufacturing method, and electronic equipment |
CN103700719B (en) * | 2013-12-05 | 2016-03-02 | 中国航天科技集团公司第九研究院第七七一研究所 | A kind of condenser type Si base radiation detecting device and preparation method thereof |
US9768220B2 (en) * | 2014-04-15 | 2017-09-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Deep trench isolation structure for image sensors |
US9748299B2 (en) | 2014-08-06 | 2017-08-29 | Samsung Electronics Co., Ltd. | Pixel, image sensor including the same, and portable electronic device including the image sensor |
KR102212138B1 (en) | 2014-08-19 | 2021-02-04 | 삼성전자주식회사 | Unit pixel for image sensor and pixel array comprising the same |
US20160204158A1 (en) * | 2015-01-12 | 2016-07-14 | United Microelectronics Corp. | Complementary metal oxide semiconductor image sensor device and method of forming the same |
US9595555B2 (en) * | 2015-05-04 | 2017-03-14 | Semiconductor Components Industries, Llc | Pixel isolation regions formed with conductive layers |
US9584744B2 (en) | 2015-06-23 | 2017-02-28 | Semiconductor Components Industries, Llc | Image sensors with voltage-biased trench isolation structures |
US9683890B2 (en) | 2015-06-30 | 2017-06-20 | Semiconductor Components Industries, Llc | Image sensor pixels with conductive bias grids |
US9887235B2 (en) * | 2015-12-11 | 2018-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pixel isolation device and fabrication method |
CN105448945B (en) | 2015-12-29 | 2019-07-05 | 同方威视技术股份有限公司 | Coplanar electrode photoelectric diode array and preparation method thereof |
CN106981495B (en) * | 2016-01-15 | 2019-10-25 | 中芯国际集成电路制造(上海)有限公司 | A kind of cmos image sensor and preparation method thereof |
US9508769B1 (en) * | 2016-02-01 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method of manufacturing the same |
US9761624B2 (en) | 2016-02-09 | 2017-09-12 | Semiconductor Components Industries, Llc | Pixels for high performance image sensor |
KR102589016B1 (en) | 2016-08-25 | 2023-10-16 | 삼성전자주식회사 | Semiconductor devices |
DE102018106270A1 (en) * | 2017-09-28 | 2019-03-28 | Taiwan Semiconductor Manufacturing Co. Ltd. | IMAGE SENSOR WITH A SURFACE STRUCTURE WITH IMPROVED QUANTUM EFFORT |
US10644060B2 (en) * | 2017-09-28 | 2020-05-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Image sensor with high quantum efficiency surface structure |
KR102589608B1 (en) | 2018-10-22 | 2023-10-16 | 삼성전자주식회사 | Image sensor and method of manufacturing the same |
CN109509764A (en) * | 2018-12-12 | 2019-03-22 | 上海华力集成电路制造有限公司 | Cmos image sensor and its manufacturing method |
US11201124B2 (en) * | 2019-07-29 | 2021-12-14 | Omnivision Technologies, Inc. | Semiconductor devices, semiconductor wafers, and methods of manufacturing the same |
CN111029353B (en) * | 2019-12-02 | 2022-07-01 | 武汉新芯集成电路制造有限公司 | Semiconductor device and method for manufacturing the same |
CN117153856B (en) * | 2023-10-31 | 2024-03-01 | 合肥晶合集成电路股份有限公司 | Image sensor device and manufacturing method thereof |
Citations (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4416050A (en) * | 1981-09-24 | 1983-11-22 | Rockwell International Corporation | Method of fabrication of dielectrically isolated CMOS devices |
US4760273A (en) * | 1986-05-13 | 1988-07-26 | Mitsubishi Denki Kabushiki Kaisha | Solid-state image sensor with groove-situated transfer elements |
US5317432A (en) * | 1991-09-04 | 1994-05-31 | Sony Corporation | Liquid crystal display device with a capacitor and a thin film transistor in a trench for each pixel |
US5501990A (en) * | 1994-05-09 | 1996-03-26 | Motorola, Inc. | High density LED arrays with semiconductor interconnects |
US5535231A (en) * | 1994-11-08 | 1996-07-09 | Samsung Electronics Co., Ltd. | Optoelectronic circuit including heterojunction bipolar transistor laser and photodetector |
US5721429A (en) * | 1996-07-23 | 1998-02-24 | Hughes Electronics | Self-focusing detector pixel structure having improved sensitivity |
US5838174A (en) * | 1995-11-24 | 1998-11-17 | Denso Corporation | Photocoupler having element isolation layers for low cross-talk low stress and high break down voltage |
US5903026A (en) * | 1994-07-14 | 1999-05-11 | Micron Technology, Inc. | Isolation structure for semiconductor devices |
US6114251A (en) * | 1999-01-06 | 2000-09-05 | Advanced Micro Devices, Inc. | Method of fabrication for ultra thin nitride liner in silicon trench isolation |
US6118142A (en) * | 1998-11-09 | 2000-09-12 | United Microelectronics Corp. | CMOS sensor |
US6177333B1 (en) * | 1999-01-14 | 2001-01-23 | Micron Technology, Inc. | Method for making a trench isolation for semiconductor devices |
US6204524B1 (en) * | 1999-07-14 | 2001-03-20 | Micron Technology, Inc. | CMOS imager with storage capacitor |
US6225171B1 (en) * | 1998-11-16 | 2001-05-01 | Taiwan Semiconductor Manufacturing Company | Shallow trench isolation process for reduced for junction leakage |
US20010021559A1 (en) * | 1997-05-23 | 2001-09-13 | Telefonaktiebolaget Lm Ericsson | Integrated circuit, components thereof and manufacturing method |
US20010023949A1 (en) * | 1999-01-14 | 2001-09-27 | International Business Machines Corporation | SOI active pixel cell design with grounded body contact |
US6372603B1 (en) * | 2000-03-17 | 2002-04-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Photodiode with tightly-controlled junction profile for CMOS image sensor with STI process |
US6380037B1 (en) * | 1999-04-06 | 2002-04-30 | Seiko Instruments Inc. | Method of manufacturing a semiconductor integrated circuit device |
US6545302B2 (en) * | 2000-08-31 | 2003-04-08 | Hyundai Electronics Industries Co., Ltd. | Image sensor capable of decreasing leakage current between diodes and method for fabricating the same |
US20030089929A1 (en) * | 2001-02-14 | 2003-05-15 | Rhodes Howard E. | Trench photosensor for a CMOS imager |
US6580095B2 (en) * | 2000-06-07 | 2003-06-17 | Sharp Kabushiki Kaisha | Circuit-containing photodetector, method of manufacturing the same, and optical device using circuit-containing photodetector |
US20030111687A1 (en) * | 2001-12-18 | 2003-06-19 | Josef Willer | Memory cell with trench transistor |
US20030127667A1 (en) * | 2001-11-07 | 2003-07-10 | Ikuko Inoue | Solid-state imaging device |
US20030168701A1 (en) * | 2002-03-08 | 2003-09-11 | International Business Machines Corporation | Method and structure for low capacitance ESD robust diodes |
US20030209743A1 (en) * | 1998-06-29 | 2003-11-13 | Hynix Semiconductor, Inc. | Method of forming a photodiode for an image sensor |
US6707075B1 (en) * | 2002-12-10 | 2004-03-16 | International Business Machines Corporation | Method for fabricating avalanche trench photodetectors |
US6720595B2 (en) * | 2001-08-06 | 2004-04-13 | International Business Machines Corporation | Three-dimensional island pixel photo-sensor |
US20040075110A1 (en) * | 2002-10-22 | 2004-04-22 | Taiwan Semiconductor Manufacturing Company | Asymmetrical reset transistor with double-diffused source for CMOS image sensor |
US6767759B2 (en) * | 2000-08-28 | 2004-07-27 | Micron Technology, Inc. | Multi-trench region for accumulation of photo-generated charge in a CMOS imager |
US20040173865A1 (en) * | 2003-03-04 | 2004-09-09 | Scales Christine Ann | Schottky barrier photodetectors |
US20040178430A1 (en) * | 2003-03-12 | 2004-09-16 | Howard Rhodes | Angled implant for trench isolation |
US20040188739A1 (en) * | 2003-01-08 | 2004-09-30 | Keiichi Takenaka | Semiconductor device including trench capacitor and manufacturing method of the same |
US20040188727A1 (en) * | 2003-03-28 | 2004-09-30 | Inna Patrick | Double pinned photodiode for cmos aps and method of formation |
US20040195592A1 (en) * | 2002-08-29 | 2004-10-07 | Fossum Eric R. | Two-transistor pixel with buried reset channel and method of formation |
US20050017316A1 (en) * | 2003-07-24 | 2005-01-27 | Dun-Nian Yaung | CMOS image sensor device and method |
US20050045926A1 (en) * | 2003-09-03 | 2005-03-03 | Chandra Mouli | Supression of dark current in a photosensor for imaging |
US20050061978A1 (en) * | 2001-03-30 | 2005-03-24 | Kabushiki Kaisha Toshiba | Infrared sensor device and manufacturing method thereof |
US6888214B2 (en) * | 2002-11-12 | 2005-05-03 | Micron Technology, Inc. | Isolation techniques for reducing dark current in CMOS image sensors |
US20050121708A1 (en) * | 2003-05-23 | 2005-06-09 | Sungkwon Hong | Elevated photo diode in an image sensor |
US20050133825A1 (en) * | 2003-12-22 | 2005-06-23 | Rhodes Howard E. | Image sensor for reduced dark current |
US20050176167A1 (en) * | 2002-12-27 | 2005-08-11 | Hynix Semiconductor Inc. | Method for fabricating image sensor including isolation layer having trench structure |
US6930336B1 (en) * | 2001-06-18 | 2005-08-16 | Foveon, Inc. | Vertical-color-filter detector group with trench isolation |
US20050184353A1 (en) * | 2004-02-20 | 2005-08-25 | Chandra Mouli | Reduced crosstalk sensor and method of formation |
US6998326B2 (en) * | 2003-06-30 | 2006-02-14 | Hynix Semiconductor Inc. | Method for manufacturing shallow trench isolation in semiconductor device |
US7026691B1 (en) * | 1998-07-21 | 2006-04-11 | Advanced Micro Devices, Inc. | Minimizing transistor size in integrated circuits |
US7333370B2 (en) * | 2002-11-15 | 2008-02-19 | Micron Technology, Inc. | Method to prevent bit line capacitive coupling |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS639968A (en) * | 1986-07-01 | 1988-01-16 | Olympus Optical Co Ltd | Element isolation of electrostatic induction transistor image sensor |
US4980747A (en) * | 1986-12-22 | 1990-12-25 | Texas Instruments Inc. | Deep trench isolation with surface contact to substrate |
WO1997024728A1 (en) * | 1995-12-29 | 1997-07-10 | Intel Corporation | Cmos imaging device with integrated flash memory image correction circuitry |
JP3159237B2 (en) * | 1996-06-03 | 2001-04-23 | 日本電気株式会社 | Semiconductor device and method of manufacturing the same |
JP2003158178A (en) * | 2001-11-22 | 2003-05-30 | Mitsubishi Electric Corp | Semiconductor device and its fabricating method |
US7154136B2 (en) * | 2004-02-20 | 2006-12-26 | Micron Technology, Inc. | Isolation structures for preventing photons and carriers from reaching active areas and methods of formation |
-
2004
- 2004-02-20 US US10/781,706 patent/US7492027B2/en not_active Ceased
-
2005
- 2005-10-12 US US11/247,195 patent/US20060038252A1/en not_active Abandoned
-
2011
- 2011-02-17 US US13/029,965 patent/USRE45633E1/en active Active
Patent Citations (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4416050A (en) * | 1981-09-24 | 1983-11-22 | Rockwell International Corporation | Method of fabrication of dielectrically isolated CMOS devices |
US4760273A (en) * | 1986-05-13 | 1988-07-26 | Mitsubishi Denki Kabushiki Kaisha | Solid-state image sensor with groove-situated transfer elements |
US5317432A (en) * | 1991-09-04 | 1994-05-31 | Sony Corporation | Liquid crystal display device with a capacitor and a thin film transistor in a trench for each pixel |
US5501990A (en) * | 1994-05-09 | 1996-03-26 | Motorola, Inc. | High density LED arrays with semiconductor interconnects |
US5903026A (en) * | 1994-07-14 | 1999-05-11 | Micron Technology, Inc. | Isolation structure for semiconductor devices |
US5535231A (en) * | 1994-11-08 | 1996-07-09 | Samsung Electronics Co., Ltd. | Optoelectronic circuit including heterojunction bipolar transistor laser and photodetector |
US5838174A (en) * | 1995-11-24 | 1998-11-17 | Denso Corporation | Photocoupler having element isolation layers for low cross-talk low stress and high break down voltage |
US5721429A (en) * | 1996-07-23 | 1998-02-24 | Hughes Electronics | Self-focusing detector pixel structure having improved sensitivity |
US20010021559A1 (en) * | 1997-05-23 | 2001-09-13 | Telefonaktiebolaget Lm Ericsson | Integrated circuit, components thereof and manufacturing method |
US20030209743A1 (en) * | 1998-06-29 | 2003-11-13 | Hynix Semiconductor, Inc. | Method of forming a photodiode for an image sensor |
US7026691B1 (en) * | 1998-07-21 | 2006-04-11 | Advanced Micro Devices, Inc. | Minimizing transistor size in integrated circuits |
US6118142A (en) * | 1998-11-09 | 2000-09-12 | United Microelectronics Corp. | CMOS sensor |
US6225171B1 (en) * | 1998-11-16 | 2001-05-01 | Taiwan Semiconductor Manufacturing Company | Shallow trench isolation process for reduced for junction leakage |
US6114251A (en) * | 1999-01-06 | 2000-09-05 | Advanced Micro Devices, Inc. | Method of fabrication for ultra thin nitride liner in silicon trench isolation |
US20010023949A1 (en) * | 1999-01-14 | 2001-09-27 | International Business Machines Corporation | SOI active pixel cell design with grounded body contact |
US6177333B1 (en) * | 1999-01-14 | 2001-01-23 | Micron Technology, Inc. | Method for making a trench isolation for semiconductor devices |
US6380037B1 (en) * | 1999-04-06 | 2002-04-30 | Seiko Instruments Inc. | Method of manufacturing a semiconductor integrated circuit device |
US6204524B1 (en) * | 1999-07-14 | 2001-03-20 | Micron Technology, Inc. | CMOS imager with storage capacitor |
US6372603B1 (en) * | 2000-03-17 | 2002-04-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Photodiode with tightly-controlled junction profile for CMOS image sensor with STI process |
US6580095B2 (en) * | 2000-06-07 | 2003-06-17 | Sharp Kabushiki Kaisha | Circuit-containing photodetector, method of manufacturing the same, and optical device using circuit-containing photodetector |
US6767759B2 (en) * | 2000-08-28 | 2004-07-27 | Micron Technology, Inc. | Multi-trench region for accumulation of photo-generated charge in a CMOS imager |
US6545302B2 (en) * | 2000-08-31 | 2003-04-08 | Hyundai Electronics Industries Co., Ltd. | Image sensor capable of decreasing leakage current between diodes and method for fabricating the same |
US20030089929A1 (en) * | 2001-02-14 | 2003-05-15 | Rhodes Howard E. | Trench photosensor for a CMOS imager |
US20050061978A1 (en) * | 2001-03-30 | 2005-03-24 | Kabushiki Kaisha Toshiba | Infrared sensor device and manufacturing method thereof |
US6930336B1 (en) * | 2001-06-18 | 2005-08-16 | Foveon, Inc. | Vertical-color-filter detector group with trench isolation |
US20040227061A1 (en) * | 2001-08-06 | 2004-11-18 | Clevenger Lawrence A. | Three-dimensional island pixel photo-sensor |
US6720595B2 (en) * | 2001-08-06 | 2004-04-13 | International Business Machines Corporation | Three-dimensional island pixel photo-sensor |
US20030127667A1 (en) * | 2001-11-07 | 2003-07-10 | Ikuko Inoue | Solid-state imaging device |
US20030111687A1 (en) * | 2001-12-18 | 2003-06-19 | Josef Willer | Memory cell with trench transistor |
US20030168701A1 (en) * | 2002-03-08 | 2003-09-11 | International Business Machines Corporation | Method and structure for low capacitance ESD robust diodes |
US20040195592A1 (en) * | 2002-08-29 | 2004-10-07 | Fossum Eric R. | Two-transistor pixel with buried reset channel and method of formation |
US20040075110A1 (en) * | 2002-10-22 | 2004-04-22 | Taiwan Semiconductor Manufacturing Company | Asymmetrical reset transistor with double-diffused source for CMOS image sensor |
US6888214B2 (en) * | 2002-11-12 | 2005-05-03 | Micron Technology, Inc. | Isolation techniques for reducing dark current in CMOS image sensors |
US7333370B2 (en) * | 2002-11-15 | 2008-02-19 | Micron Technology, Inc. | Method to prevent bit line capacitive coupling |
US6707075B1 (en) * | 2002-12-10 | 2004-03-16 | International Business Machines Corporation | Method for fabricating avalanche trench photodetectors |
US20050176167A1 (en) * | 2002-12-27 | 2005-08-11 | Hynix Semiconductor Inc. | Method for fabricating image sensor including isolation layer having trench structure |
US20040188739A1 (en) * | 2003-01-08 | 2004-09-30 | Keiichi Takenaka | Semiconductor device including trench capacitor and manufacturing method of the same |
US20040173865A1 (en) * | 2003-03-04 | 2004-09-09 | Scales Christine Ann | Schottky barrier photodetectors |
US20040178430A1 (en) * | 2003-03-12 | 2004-09-16 | Howard Rhodes | Angled implant for trench isolation |
US20040188727A1 (en) * | 2003-03-28 | 2004-09-30 | Inna Patrick | Double pinned photodiode for cmos aps and method of formation |
US20050121708A1 (en) * | 2003-05-23 | 2005-06-09 | Sungkwon Hong | Elevated photo diode in an image sensor |
US6998326B2 (en) * | 2003-06-30 | 2006-02-14 | Hynix Semiconductor Inc. | Method for manufacturing shallow trench isolation in semiconductor device |
US20050017316A1 (en) * | 2003-07-24 | 2005-01-27 | Dun-Nian Yaung | CMOS image sensor device and method |
US20050045926A1 (en) * | 2003-09-03 | 2005-03-03 | Chandra Mouli | Supression of dark current in a photosensor for imaging |
US20050133825A1 (en) * | 2003-12-22 | 2005-06-23 | Rhodes Howard E. | Image sensor for reduced dark current |
US20050184353A1 (en) * | 2004-02-20 | 2005-08-25 | Chandra Mouli | Reduced crosstalk sensor and method of formation |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100200943A1 (en) * | 2005-11-30 | 2010-08-12 | Stmicroelectronics Sa | Photosensitive cell with light guide |
US8183517B2 (en) * | 2005-11-30 | 2012-05-22 | Stmicroelectronics Sa | Photosensitive cell with multiple light guides having differing cross-sectional areas and method of making the same |
US7595213B2 (en) * | 2005-12-15 | 2009-09-29 | Samsung Electronics Co., Ltd. | Semiconductor devices, CMOS image sensors, and methods of manufacturing same |
US20090315137A1 (en) * | 2005-12-15 | 2009-12-24 | Doo-Won Kwon | Semiconductor devices, cmos image sensors, and methods of manufacturing same |
US20070141801A1 (en) * | 2005-12-15 | 2007-06-21 | Samsung Electronics Co., Ltd. | Semiconductor devices, CMOS image sensors, and methods of manufacturing same |
US20080122960A1 (en) * | 2006-08-17 | 2008-05-29 | Micron Technology, Inc. | Method of forming a uniform color filter array |
US8071416B2 (en) * | 2006-08-17 | 2011-12-06 | Micron Technology, Inc. | Method of forming a uniform color filter array |
US8003929B2 (en) * | 2006-12-08 | 2011-08-23 | Sony Corporation | Solid-state image pickup device with an optical waveguide, method for manufacturing solid-state image pickup device, and camera |
US20100025571A1 (en) * | 2006-12-08 | 2010-02-04 | Sony Corporation | Solid-state image pickup device, method for manufacturing solid-state image pickup device, and camera |
US8872086B2 (en) * | 2007-10-03 | 2014-10-28 | Canon Kabushiki Kaisha | Photoelectric conversion device and imaging system |
US20100200738A1 (en) * | 2007-10-03 | 2010-08-12 | Canon Kabushiki Kaisha | Photoelectric conversion device and imaging system |
US20090206377A1 (en) * | 2008-02-19 | 2009-08-20 | Pradyumna Kumar Swain | Method and device for reducing crosstalk in back illuminated imagers |
US7985612B2 (en) | 2008-02-19 | 2011-07-26 | Sri International | Method and device for reducing crosstalk in back illuminated imagers |
WO2009105120A1 (en) * | 2008-02-19 | 2009-08-27 | Sarnoff Corporation | Method and device for reducing crosstalk in back illuminated imagers |
US8866226B2 (en) | 2009-03-26 | 2014-10-21 | International Business Machines Corporation | SOI radio frequency switch with enhanced electrical isolation |
US8133774B2 (en) | 2009-03-26 | 2012-03-13 | International Business Machines Corporation | SOI radio frequency switch with enhanced electrical isolation |
US7923799B2 (en) | 2009-06-09 | 2011-04-12 | Aptina Imaging Corporation | Image sensors with light guides |
US20100308427A1 (en) * | 2009-06-09 | 2010-12-09 | Victor Lenchenkov | Image sensors with light guides |
US8519490B2 (en) * | 2010-08-09 | 2013-08-27 | Omnivision Technologies, Inc. | Backside stimulated sensor with background current manipulation |
US8680630B2 (en) * | 2010-08-09 | 2014-03-25 | Omnivision Technologies, Inc. | Backside stimulated sensor with background current manipulation |
US20120032235A1 (en) * | 2010-08-09 | 2012-02-09 | Manoj Bikumandla | Backside Stimulated Sensor with Background Current Manipulation |
US8987841B2 (en) | 2010-08-09 | 2015-03-24 | Omnivision Technologies, Inc. | Backside stimulated sensor with background current manipulation |
US8542311B2 (en) | 2011-01-20 | 2013-09-24 | Aptina Imaging Corporation | Multisection light guides for image sensor pixels |
US20130321685A1 (en) * | 2012-05-31 | 2013-12-05 | Samsung Electronics Co., Ltd. | Unit pixel of image sensor and pixel array including the unit pixel |
US9025063B2 (en) * | 2012-05-31 | 2015-05-05 | Samsung Electronics Co., Ltd. | Unit pixel of image sensor and pixel array including the unit pixel |
TWI548075B (en) * | 2015-05-28 | 2016-09-01 | 力晶科技股份有限公司 | Image sensor and method of manufacturing the same |
US11791367B2 (en) * | 2019-12-02 | 2023-10-17 | Wuhan Xinxin Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US20050184353A1 (en) | 2005-08-25 |
USRE45633E1 (en) | 2015-07-28 |
US7492027B2 (en) | 2009-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7492027B2 (en) | Reduced crosstalk sensor and method of formation | |
US7713809B2 (en) | Image sensor for reduced dark current | |
US7217589B2 (en) | Deep photodiode isolation process | |
US7573113B2 (en) | Photodiode with ultra-shallow junction for high quantum efficiency CMOS image sensor and method of formation | |
US7239003B2 (en) | Isolation techniques for reducing dark current in CMOS image sensors | |
US7470560B2 (en) | Image sensor having a charge storage region provided within an implant region | |
US6949445B2 (en) | Method of forming angled implant for trench isolation | |
US7279770B2 (en) | Isolation techniques for reducing dark current in CMOS image sensors | |
US7432121B2 (en) | Isolation process and structure for CMOS imagers | |
US20060255372A1 (en) | Color pixels with anti-blooming isolation and method of formation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |