US20060033209A1 - Hybrid integrated circuit device - Google Patents
Hybrid integrated circuit device Download PDFInfo
- Publication number
- US20060033209A1 US20060033209A1 US11/248,887 US24888705A US2006033209A1 US 20060033209 A1 US20060033209 A1 US 20060033209A1 US 24888705 A US24888705 A US 24888705A US 2006033209 A1 US2006033209 A1 US 2006033209A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- substrate
- hybrid integrated
- resin
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- the present invention relates to a hybrid integrated circuit device and manufacturing method thereof, and more particularly to a hybrid integrated circuit device having a resin seal body formed on a hybrid integrated circuit substrate by transfer molding and to a manufacturing method thereof.
- the first method employs member having such a form as placing a lid, generally called a case member, on a hybrid integrated circuit substrate mounted with circuit elements of semiconductor chips or the like.
- This structure includes a hollow structure or that having a resin separately filled therein.
- the second method is injection molding as a process to mold semiconductor ICs. This is described, e.g. in Japanese Patent Publication No. H11-330317.
- the injection molding generally uses thermoplastic resin. For example, the resin heated at 300° C. is injected under a high injection pressure and poured into a mold at one time, whereby the resin is molded. Since a resin polymerization time is not required after pouring a resin into a mold, there is a merit to shorten the operation time as compared with transfer molding.
- Al substrate 1 an aluminum (hereinafter, referred to as Al) substrate 1 is employed as a metal substrate as shown in FIG. 10 , in order for explanation.
- the Al substrate 1 is anodized in its surface. Furthermore, a resin 2 having an excellent insulation property is formed on the entire surface of the anodized Al substrate 1 . However, the oxide may be omitted where voltage resistance is not taken into consideration.
- a resin seal body 10 is formed by a support member 10 a and a thermoplastic resin. Namely, a substrate 1 mounted on the support member 10 a is covered with thermoplastic resin by injection molding. The support member 10 a and the thermoplastic resin have an abutment region. The abutment region of support member 10 a is fused, by the poured hot thermoplastic resin, thereby realizing a full-mold structure as shown in FIG. 10 .
- thermoplastic resin adopted is a resin called PPS (polyphenyl sulfide).
- thermoplastic resin is as high as 300° C. Consequently, there is a problem that solder 12 be fused by the hot resin thereby causing poor soldering. For this reason, an overcoat 9 is formed by potting a thermosetting resin (e.g. epoxy resin) in a manner previously covering solder joints, metal fine wires 7 , active elements 5 and passive elements 6 . Due to this, the fine wires (approximately 30-80 ⁇ m) particularly are prevented from being fallen down and broken under an injection, resin pressure during forming with a thermoplastic resin.
- a thermosetting resin e.g. epoxy resin
- the resin seal body 10 is formed through two stages shown in FIGS. 13B and 13C .
- a gap is provided at between a backside of the substrate 1 and a mold die.
- the support member 10 a is placed on the backside of the substrate, in consideration of securing a thickness at a backside of the substrate 1 upon poring a resin under a high pressure into the gap.
- the substrate 1 mounted on the support member 10 a is covered with a thermoplastic resin by injection molding.
- the abutment region of the support member 10 a is fused by the poured hot thermoplastic resin thereby realizing a full-mold structure.
- the thermoplastic resin on the support member 10 a preferably has an equivalent thermal expansion to that of the substrate 1 .
- FIG. 11 is a flowchart, including a metal substrate preparing process, an insulating layer forming process, a Cu foil pressure-laying process, a partial Ni plating process, a Cu foil etching process, a die bonding process, a wire bonding process, a potting process, a lead connection process, a support member attaching process, an injection mold process and a lead cutting process.
- FIGS. 12A to 13 C show the sectional views of the processes. Note that the processes, that are apparent without showing, are omittedly shown.
- FIGS. 12A and 12B show a metal substrate preparing process, an insulating layer forming process, a Cu foil pressure-laying process, a partial Ni plating process and a Cu foil etching process.
- prepared is a substrate in consideration of its property of heat dissipation, substrate strength, substrate shield and the like.
- This example uses an Al substrate 1 having a thickness, e.g. of approximately 1.5 mm, excellent in heat dissipation property.
- a resin 2 excellent in insulation property is further formed over the entire surface of the aluminum substrate 1 .
- a Cu conductor foil 3 is pressure-laid to constitute a hybrid integrated circuit.
- an Ni plating 4 is provided over the entire surface in consideration of adhesion to a metal fine wire 7 electrically connecting between the Cu foil 3 as a lead-out electrode and an active element 5 .
- Ni plating 4 a is formed by a known screen-printing to form Ni plating 4 a and a conductive path 3 a.
- FIG. 12C shows a die bonding process and a wire bonding process.
- an active element 5 and a passive element 6 are mounted through a conductive paste such as a solder paste 12 , thereby realizing a predetermined circuit.
- FIGS. 13A and 13B show a potting process, a lead connection process and a support member attaching process.
- thermosetting resin e.g. epoxy resin
- an outer lead 8 for outputting and inputting signals from and to the hybrid integrated circuit. Thereafter, the outer lead 8 is connected to the external connection terminal 11 formed in a peripheral area of the substrate 1 through a solder 12 .
- the hybrid integrated circuit substrate 1 connected with the outer lead 8 and the like is mounted on a support member 10 a .
- the substrate 1 By mounting the substrate 1 on the support member 10 a , it is possible to secure a thickness of a resin seal body at a backside of the substrate 1 during injection molding as explained in the next process.
- FIG. 13C shows an injection mold process and a lead cutting process.
- a resin seal body 10 is formed by injection molding. At this time, in the abutment region between the support member 10 a and the thermoplastic resin, the abutment region of the support member 10 a is fused by the injected hot thermoplastic resin and turned into a full-mold structured resin seal body 10 .
- the outer lead 8 is cut to a use purpose thereby adjusting the length of the outer lead 8 .
- thermosetting resin e.g. epoxy resin
- the wire bonding within the resin seal body uses Au wires resistive to resin injection pressure as noted above, it is not a current practice to carry out transfer molding with using Al fine wires.
- the Al fine wire is readily bent due to the causes of a weak neck resulting from ultrasonic bonding and further too low elastic modulus to withstand under injection pressure.
- a problem to be solved by the present invention is to fix a hybrid integrated circuit substrate in a predetermined position within the mold die.
- a hybrid integrated circuit device of the present invention comprises: a hybrid integrated circuit substrate formed of a metal substrate; a lead firmly fixed on the hybrid integrated circuit substrate; and a resin seal body transfer-molding the substrate and the lead; whereby the substrate is provided with a region on which a pushpin for fixing the substrate is to urge during transfer molding.
- the region where the pushpin is to urge is arranged in a peripheral region of the substrate.
- the pushpin can urge a region not provided with a conductor pattern or circuit element.
- the substrate and the thermosetting resin are exposed in a bottom of a hole formed by the pushpin. Due to this, by confirming a ratio of the substrate and insulating resin exposed in the hole bottom, it is possible to confirm a position of the substrate in the insulating resin.
- a method of manufacturing a semiconductor integrated device of the invention comprises: a step of preparing a hybrid integrated circuit substrate insulation-treated at least in a surface thereof; a step of forming a conductor pattern on the substrate; a step of firmly fixing a semiconductor chip or passive element on the conductor pattern, a step of electrically connecting, a lead to the substrate; and a step of molding a thermosetting resin over at least the surface of the substrate by transfer molding.
- the invention is characterized in that, by applying a downward urge force to the hybrid integrated circuit substrate by at least one pushpin, the hybrid integrated circuit substrate is prevented from moving under a pressure of resin injection within the mold cavity. This can fix the position of the hybrid integrated circuit substrate, thus solving the conventionally encountered problem. Furthermore, by fixing the position of the hybrid integrated circuit substrate, the hybrid integrated circuit substrate can be covered, at its back surface, with a constant thickness by using a resin high in heat dissipation property, thereby improving the heat dissipation property on the hybrid integrated circuit device.
- the invention is characterized in that it is possible to confirm an area ratio of the hybrid integrated circuit substrate and thermosetting resin exposed in a hole bottom. This allows to confirm a position of the hybrid integrated circuit substrate within the hybrid integrated circuit device.
- FIG. 1A is a sectional view of a hybrid integrated circuit device of the present invention, and FIG. 1B is a plan view thereof;
- FIG. 2A is a plan view of the hybrid integrated circuit device of the invention, and FIG. 2B is a sectional view thereof;
- FIG. 3 is a flowchart of a manufacturing method of a hybrid integrated circuit device of the invention.
- FIGS. 4A to 4 C are views explaining the manufacturing method of a hybrid integrated circuit device of the invention.
- FIGS. 5A and 5B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention.
- FIGS. 6A and 6B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention.
- FIGS. 7A and 7B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention.
- FIGS. 8A and 8B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention.
- FIGS. 9A and 9B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention.
- FIG. 10 is a sectional view of a conventional hybrid integrated circuit device
- FIG. 11 is a flowchart of a conventional manufacturing method of a hybrid integrated circuit device
- FIGS. 12A to 12 C are views explaining the conventional manufacturing method of a hybrid integrated circuit device.
- FIGS. 13A to 13 C are views explaining the conventional manufacturing method of a hybrid integrated circuit device.
- a hybrid integrated circuit substrate 31 employs a substrate excellent in heat dissipation property in consideration of the heat generation of from the semiconductor chips fixed on the substrate 31 .
- This embodiment explains a case using an aluminum substrate 31 .
- the substrate 31 in the embodiment uses an aluminum (hereinafter, referred to as Al) substrate, this is not necessarily limited to.
- the embodiment is to be realized in case the substrate 31 uses a printed substrate, a ceramic substrate, a metal substrate or the like.
- the metal substrate may use a Cu substrate, an Fe substrate, an Fe—Ni substrate, an AlN (aluminum nitride) substrate or the like.
- the Al substrate 31 is anodized in its surface, to further form an insulating resin 32 excellent in insulation, e.g. epoxy resin, over the entire surface thereof. Note that this metal oxide may be omitted without problem where voltage resistance is not considered.
- a conductive path 33 a is formed by a Cu foil 33 (see FIG. 5 ).
- An epoxy resin for example, is overcoated to protect the conductive path 33 a on the Al substrate 31 , in a position, except for electrical connection points.
- an active element 35 such as a power transistor, small-signal transistor or IC, and a passive element 36 such as a chip resistor or chip capacitor, are mounted through a solder 40 .
- solder 40 By providing electrical connection using an Ag paste or the like, soldering may be partly omitted.
- connection is through a metal fine wire 37 .
- the metal fine wire 37 uses an Al wire having approximately 150-500 ⁇ m ⁇ , for example. This is generally called a thick wire.
- An external connection terminal 38 in a peripheral area of the Al substrate 31 , is connected with an outer lead 39 of Cu or Fe—Ni through a solder 40 .
- a resin seal body is directly formed over active element 35 , a passive element 36 and Al wires 37 and the like on the hybrid integrated circuit substrate 31 .
- the thermosetting resin for use in transfer molding has a low viscosity and a cure temperature lower than, a melting point of the solder 40 used in the connection member, e.g. 183° C.
- a thermosetting resin e.g. epoxy resin
- thermosetting resin is poured directly over the metal fine wire having a diameter, e.g. of approximately 40 ⁇ m, electrically connecting, the small-signal IC or the like to the conductive path 33 a during transfer molding, there is no possibility of falling down, disconnection or bending.
- a feature of the present invention is that the Al fine wire is prevented from being bent during the molding process.
- the outer leads 39 extend externally of the resin seal body 41 .
- the outer leads 39 are adjusted in length in compliance with the purpose of use.
- Holes 42 are formed as traces of pushpins in the resin seal body 41 , at two points close to a side opposite to a side the outer leads 39 extend.
- the holes 42 are caused by pushpins 47 (see FIG. 6 ) fixing the substrate 31 during transfer molding, which are left even after forming a resin seal body 41 .
- the holes 42 are formed in a peripheral region 43 of the substrate 31 , i.e. in a region not formed with a circuit or the like on the substrate 31 . Furthermore, because the holes 42 are formed in the peripheral region of the substrate 31 over the resin film 32 , it is structurally free from problem in respect of quality and moisture resistance.
- the peripheral region 43 is a margin provided to secure a distance from a circuit area upon individually pressing the substrate 31 .
- a conductive paths 33 a is densely formed on the Al substrate 31 .
- an active element 35 such as a power transistor, small-signal transistor or IC
- a passive element 36 such as a chip resistance or capacitance through a solder 40 or the like.
- outer leads 39 are connected through external connection terminals 38 , thereby realizing a predetermined circuit.
- a complicated circuit is formed within a narrow space on the substrate 31 .
- a complicated circuit is formed and thereafter outer leads 39 are bonded to the substrate 31 , followed by integrally, directly forming a resin seal body 41 by transfer molding.
- a substrate 31 having a complicated circuit can be formed by transfer molding. Furthermore, because the invention uses a substrate having a high thermal conductivity to carry out transfer molding, the heat generated can be dissipated at the entire of the substrate 31 . Accordingly, as compared to the hybrid integrated circuit device using the conventional leadframe, the metal substrate 31 directly molded acts as a large-sized heat-sink thus providing excellent heat dissipation and realizing circuit characteristic improvement.
- thermosetting resin and hybrid integrated circuit substrate is exposed at the bottoms of the two holes 42 formed in a molding process.
- thermosetting resin and the substrate are exposed, e.g., half-and-half in the bottom of the hole 42 . Also, where the substrate is not exposed at all in the respective bottoms of the two holes 42 , this means that the hybrid integrated circuit substrate 31 has moved in a thickness direction during the mold process.
- thermosetting resin Accordingly, by confirming the bottoms of the holes 42 after the molding process, it is possible to confirm a position of the hybrid integrated circuit substrate within the thermosetting resin.
- FIG. 3 is a process flowchart, including a metal substrate preparing process, an insulating layer forming process, a Cu foil pressure-laying process, an Ni partial plating process, a Cu foil etching process, a die bonding process, a wire bonding process, a lead connection process, a transfer mold process, and a lead cutting process.
- a metal substrate preparing process including a metal substrate preparing process, an insulating layer forming process, a Cu foil pressure-laying process, an Ni partial plating process, a Cu foil etching process, a die bonding process, a wire bonding process, a lead connection process, a transfer mold process, and a lead cutting process.
- FIGS. 4A to 9 B show the processes of manufacturing hybrid integrated circuit device. Note that the processes, that are apparent without showing, are omitted in the figures.
- the first process of the invention includes preparing a metal substrate, forming an insulating layer, pressure-laying a Cu foil and carrying out Ni plating, as show in FIG. 4A .
- a substrate is prepared taking into consideration the properties of heat dissipation, substrate strength, substrate shield and so on.
- emphasis is placed particularly on heat dissipation property because heat concentration is caused by density increase where densely mounting integrating power transistors, large-scaled LSIs, digital signal processing circuits, etc. on one small-sized hybrid IC.
- the present embodiment explains the case using an Al substrate 31 having a thickness of, e.g. approximately 1.5 mm, that is excellent in heat dissipation property.
- this embodiment explains the case using an Al substrate as the substrate 31 , there is no especial limitation.
- the present example can be realized by using, as the substrate 31 , a print substrate, a ceramic substrate, a metal substrate or the like. It is possible to consider, as a metal substrate, a Cu substrate, an Fe—Ni substrate or a chemical substance of a metal excellent in conductivity.
- the aluminum substrate 31 is anodized to cause an oxide in its surface. Furthermore, a resin 32 excellent in insulation property, e.g. epoxy resin, is formed on the entire surface thereof. Note that the metal oxide may be omitted without problem where voltage resistance is not taken into consideration. Then, a Cu conductor foil 33 is pressure-laid on the insulating resin 32 , to constitute a hybrid integrated circuit. On the Cu foil 33 , Ni plating is provided over the entire surface in consideration of an adhesion to a metal fine wire 37 for electrical connection between the Cu foil 33 for turning into an lead-out electrode and the active element 35 .
- a resin 32 excellent in insulation property e.g. epoxy resin
- the second process of the invention includes forming Ni plating and etching the Cu foil as shown in FIG. 4B .
- Ni plating 34 resist is left only in an area requiring Ni plating 34 by known screen-printing or the like to form a selective mask.
- Ni plating 34 a is formed by etching, e.g. in an area for turning into an lead-out electrode, on the Cu foil 33 . Thereafter, the resist is removed away. Again, resist is left only in an area requiring a Cu-foil conductor pattern 33 a by known screen-printing or the like to form a selective mask.
- a conductor pattern 33 a is formed from Cu foil 33 on the insulating resin 32 by etching. Thereafter, an overcoat is formed of an epoxy resin on the conductor pattern 33 a by screen-printing, for example.
- the third process of the invention includes carrying out die bonding and wire bonding, as shown in FIG. 4C .
- an active element 35 such as a power transistor, a small-signal transistor or IC, and a passive element such as a chip resistor or a chip capacitor, are mounted through a conductive paste, such as a solder paste 40 , thereby realizing a predetermined circuit.
- a conductive paste such as a solder paste 40
- solder may not be partly employed.
- an active element 35 such as a power transistor or a semi-power transistor
- a heat-sink is provided between the active element 35 and the conductive path 33 a , in consideration of heat dissipation.
- the metal fine wire 37 for electrical connection between the active element 35 , and the conductive path 33 a is wire-bonded through the Ni plating 34 on the conductive path 33 a , in consideration of an adhesion to the Cu-foiled conductive path 33 a.
- the metal fine wire 37 employs especially an Al fine wire 37 .
- an Al wire 37 is difficult in forming a true-sphere ball, a stitch bonding scheme is employed.
- the stitch bonding scheme is featured that a stitch point is readily broken by a resin stress and low in elastic modulus as compared to an Au wire thus readily fallen down under resin pressure. Accordingly, where using an Al wire 37 , caution must be paid especially during forming a resin seal body 41 .
- the fourth process of the invention includes carrying out lead connection, as shown in FIGS. 5A and 5B .
- an outer lead 39 for outputting and inputting signals from and to the foregoing hybrid integrated circuit.
- the outer lead 39 is of a conductor material of Cu, Fe—Ni or the like in order for use as an output-and-input terminal. Furthermore, a width and thickness of the outer lead 39 is determined taking account of a current capacity and the like.
- the embodiment of the invention although detailed in the next transfer mold process, requires a strength and springiness in the outer lead 39 and prepares an outer lead 39 having a thickness of approximately, e.g. 0.4-0.5 mm. Thereafter, the outer lead 39 is connected to the external connection terminal 38 formed in the peripheral region of the substrate 31 through a solder 40 .
- the connecting member is not necessarily limited to solder but connection may be by spot welding.
- the outer leads 39 are connected to the substrate 31 at a somewhat angle relative to a mount surface thereof.
- the angle defined between the substrate 31 and the lead 39 is to be considered approximately 10°, for example.
- the cure temperature of a thermosetting resin to be used in the next transfer mold process is set lower than the melting point of a solder 40 for connecting between the outer lead 39 and the external connection electrode 38 .
- the fifth process of the invention is to integrally mold the hybrid integrated circuit substrate 31 with a thermosetting resin by transfer molding, as shown in FIGS. 6A to 8 B.
- the hybrid integrated circuit substrate 31 In order to seal the hybrid integrated circuit substrate 31 by transfer molding, the hybrid integrated circuit substrate 31 must be fixed in position within a mold cavity 70 , as shown in FIG. 6B . However, in the case of integrally transfer-molding the hybrid integrated circuit substrate 31 , there is a difficulty in directly fixing the hybrid integrated circuit substrates 31 . Furthermore, there is also a problem that the hybrid integrated circuit substrate 31 be moved under a resin-pouring pressure within the mold.
- the hybrid integrated circuit substrate 31 at a peripheral region is pushed by at least one pushpin 47 provided in an upper mold die 45 .
- Resin is filled after the hybrid integrated circuit substrate 31 is fixed in position within the mold cavity 70 .
- the hybrid integrated circuit substrate 31 soldered with a leadframe 39 is transferred into the mold cavity 70 , as shown in FIG. 6A .
- the leadframe 39 is fixed by the upper and lower mold dies 45 and 44 .
- the hybrid integrated circuit substrate 31 at a peripheral point is urged by the pushpin 47 , thereby fixing the position of the hybrid integrated circuit substrate 31 at within the mold cavity 70 .
- the leadframe 39 has a plurality of leads connected by a first connecting portion 39 d and second connecting portion 39 c , as shown in FIG. 5 . Furthermore, this is solder-joined to the hybrid integrated circuit substrate 31 not in parallel but with an upward inclination. Accordingly, as shown In FIG. 6A , when the leadframe 39 is horizontally placed, the hybrid integrated circuit substrate 31 assumes an upwardly inclined position within the mold cavity 66 .
- the pushpin 47 is a projection provided at least one in the upper mold die 45 , as shown in FIG. 6A . This acts to urge the hybrid integrated circuit substrate 31 at its peripheral point when the upper and lower mold dies 45 and 44 are fitted together. Meanwhile, the pushpin 47 has a length to horizontally position the hybrid integrated circuit substrate 31 within the mold cavity 70 when it pushes the hybrid integrated circuit substrate 31 .
- the mold pushpin 47 urges at the peripheral point of the hybrid integrated circuit substrate 31 inclined due to fixing the leadframe 39 in the mold, whereby the hybrid integrated circuit substrate 31 can be fixed in vertical position by an downward urging force of the pushpin 47 and an upward stress of the leadframe 39 .
- the hybrid integrated circuit substrate 31 can be fixed in horizontal position.
- the hybrid integrated circuit substrate 31 is fixed by using the pushpin 47 fixed on the upper mold die as shown in FIGS. 6A and 6B on the above explanation, there is a method to use a movable pushpin 80 as shown in FIGS. 7A and 7B .
- a movable pushpin 80 after completing resin pouring, the pin 80 is pulled out and the resin thereafter is cured. Accordingly, the hybrid integrated circuit substrate 31 is free of exposure and hence the hybrid integrated circuit substrate is further improved in moisture resistance.
- thermosetting resin is injected into the mold cavity 70 such that it first hits a side surface of the substrate 31 , as shown in FIG. 8B .
- the injection thermosetting resin at an arrow 49 , is branched by the substrate 31 to flow toward the upper and the lower of the substrate 31 as shown at arrows 49 a , 49 b .
- a flow width 56 for the upper of the substrate 31 is provided nearly the same as a flow width 55 for the lower of the substrate 31 .
- the thermosetting resin smoothly flows toward the below of the substrate 31 .
- the thermosetting resin is reduced in injection velocity and pressure by its once hitting at the side surface of the substrate 31 .
- the present process can integrally transfer-mold hybrid integrated circuit substrates 31 with using a thermosetting resin.
- the hybrid integrated circuit substrate 31 in a peripheral part is exposed at the bottom of a pushpin hole 42 after completing a molding process, as shown in FIG. 9A .
- the peripheral region of the hybrid integrated circuit substrate 31 is a margin required in blanking the hybrid integrated circuit substrate 31 , no conductor patterns, etc. are provided therein. Accordingly, because an overcoat is provided on the hybrid integrated circuit substrate 31 not to expose the metal substrate to the outside, the hybrid integrated circuit device is free from the deterioration in moisture resistance due to the hole 42 .
- the margin region used in pin abutment the substrate surface is utilized more effectively than the use of a circuit region in abutment.
- the sixth process of the invention includes cutting the leads, as shown in FIGS. 9A and 9B .
- the leaked resin out of the mold dies 44 , 45 in the preceding transfer-mold process is dammed at the second connection portion 39 c formed on the outer lead 39 , and cures as it is.
- the area of between the leads of the outer lead 39 closer than the second connection 39 c to the resin seal body 41 is filled with leaked resin 50 .
- No resin is filled between the leads closer than the second connection to the tip of the outer lead 39 .
- the outer lead 39 is adjusted in length in compliance with a use purpose. For, example, the outer lead 39 is cut at a position of a dotted line 51 . Simultaneously, the leaked resin 50 also is removed away.
- the manufacturing method of a hybrid integrated circuit device of the invention in a transfer-molding process, the hybrid integrated circuit device is fixed in position within the mold by being urged at a peripheral point of the hybrid integrated circuit substrate by the pushpin. Due to this, the manufacturing method of a hybrid integrated device of the invention can omit the use of a support member as required in the conventional manufacturing method of a hybrid integrated circuit device. Furthermore, the hybrid integrated circuit device completed is greatly improved in heat dissipation property.
- the hybrid integrated circuit device and manufacturing thereof of the invention was explained on the hybrid integrated circuit device of the full mold type.
- the invention is not limited to the foregoing embodiment.
- the hybrid integrated circuit device of the invention and manufacturing thereof has the following excellent effects.
- the hybrid integrated circuit substrate By urging a peripheral point of a hybrid integrated circuit substrate by the use of a pushpin provided on the mold die during a molding process, the hybrid integrated circuit substrate can be fixed in position within the cavity of the mold. Furthermore, hybrid integrated circuit substrates can be integrally transfer-molded, the hybrid integrated circuit substrate can be molded, at its surface, in a constant thickness with a thermosetting resin excellent in heat conductivity, making possible to fabricate a hybrid integrated circuit device excellent in heat dissipation property. Incidentally, the use of a pushpin exposes a part of a peripheral region of the hybrid integrated circuit substrate where no conductor patterns are provided. However, because the hybrid integrated circuit substrate has an insulating layer formed on the metal substrate, there is no moisture-resistance deterioration in the hybrid integrated circuit device.
- the invention by confirming a bottom of a hole formed by the pushpin, it is possible to confirm a position of a hybrid integrated circuit substrate at the inside of the hybrid integrated circuit device. Specifically, by confirming the area ratio of the hybrid integrated circuit substrate and thermosetting resin being exposed to the hole bottom, it is possible to confirm a horizontal position of the hybrid integrated circuit substrate. Meanwhile, by confirming a presence or absence of an exposure of the hybrid integrated circuit substrate, it is possible to confirm a thickness position of the hybrid integrated circuit substrate.
Abstract
In a molding process, a hybrid integrated circuit substrate is fixed the position of the substrate in a thickness direction. A leadframe is connected, with an upward inclination, to a hybrid integrated circuit substrate and transported into a mold cavity. By horizontally fixing the leadframe by mold dies, the hybrid integrated circuit substrate inclined upward is urged downward by a pushpin. This can fix the position of the hybrid integrated circuit substrate within the mold cavity and integrally transfer-molded.
Description
- The present invention relates to a hybrid integrated circuit device and manufacturing method thereof, and more particularly to a hybrid integrated circuit device having a resin seal body formed on a hybrid integrated circuit substrate by transfer molding and to a manufacturing method thereof.
- Generally, there are, principally, two methods of sealing employed for hybrid integrated circuit devices.
- The first method employs member having such a form as placing a lid, generally called a case member, on a hybrid integrated circuit substrate mounted with circuit elements of semiconductor chips or the like. This structure includes a hollow structure or that having a resin separately filled therein.
- The second method is injection molding as a process to mold semiconductor ICs. This is described, e.g. in Japanese Patent Publication No. H11-330317. The injection molding generally uses thermoplastic resin. For example, the resin heated at 300° C. is injected under a high injection pressure and poured into a mold at one time, whereby the resin is molded. Since a resin polymerization time is not required after pouring a resin into a mold, there is a merit to shorten the operation time as compared with transfer molding.
- Explanation will be made on, a method of manufacturing a conventional hybrid integrated circuit device using injection molding, with reference to FIGS. 10 to 13C.
- First, an aluminum (hereinafter, referred to as Al)
substrate 1 is employed as a metal substrate as shown inFIG. 10 , in order for explanation. - The
Al substrate 1 is anodized in its surface. Furthermore, aresin 2 having an excellent insulation property is formed on the entire surface of theanodized Al substrate 1. However, the oxide may be omitted where voltage resistance is not taken into consideration. - As shown in
FIGS. 13B and 13C , aresin seal body 10 is formed by asupport member 10 a and a thermoplastic resin. Namely, asubstrate 1 mounted on thesupport member 10 a is covered with thermoplastic resin by injection molding. Thesupport member 10 a and the thermoplastic resin have an abutment region. The abutment region ofsupport member 10 a is fused, by the poured hot thermoplastic resin, thereby realizing a full-mold structure as shown inFIG. 10 . - Herein, the thermoplastic resin adopted is a resin called PPS (polyphenyl sulfide).
- The injection temperature of thermoplastic resin is as high as 300° C. Consequently, there is a problem that solder 12 be fused by the hot resin thereby causing poor soldering. For this reason, an
overcoat 9 is formed by potting a thermosetting resin (e.g. epoxy resin) in a manner previously covering solder joints, metalfine wires 7,active elements 5 andpassive elements 6. Due to this, the fine wires (approximately 30-80 μm) particularly are prevented from being fallen down and broken under an injection, resin pressure during forming with a thermoplastic resin. - The
resin seal body 10 is formed through two stages shown inFIGS. 13B and 13C . In the first stage, a gap is provided at between a backside of thesubstrate 1 and a mold die. Thesupport member 10 a is placed on the backside of the substrate, in consideration of securing a thickness at a backside of thesubstrate 1 upon poring a resin under a high pressure into the gap. In the second stages thesubstrate 1 mounted on thesupport member 10 a is covered with a thermoplastic resin by injection molding. In the abutment region between thesupport member 10 a and the thermoplastic resin, the abutment region of thesupport member 10 a is fused by the poured hot thermoplastic resin thereby realizing a full-mold structure. Herein, the thermoplastic resin on thesupport member 10 a preferably has an equivalent thermal expansion to that of thesubstrate 1. - Next, explanation will be made on a conventional method of manufacturing a hybrid integrated circuit device using injection molding, with reference to FIGS. 11 to 13C.
-
FIG. 11 is a flowchart, including a metal substrate preparing process, an insulating layer forming process, a Cu foil pressure-laying process, a partial Ni plating process, a Cu foil etching process, a die bonding process, a wire bonding process, a potting process, a lead connection process, a support member attaching process, an injection mold process and a lead cutting process. -
FIGS. 12A to 13C show the sectional views of the processes. Note that the processes, that are apparent without showing, are omittedly shown. - At first,
FIGS. 12A and 12B show a metal substrate preparing process, an insulating layer forming process, a Cu foil pressure-laying process, a partial Ni plating process and a Cu foil etching process. - In the metal substrate preparing process, prepared is a substrate in consideration of its property of heat dissipation, substrate strength, substrate shield and the like. This example uses an
Al substrate 1 having a thickness, e.g. of approximately 1.5 mm, excellent in heat dissipation property. - Next, a
resin 2 excellent in insulation property is further formed over the entire surface of thealuminum substrate 1. On theinsulating resin 2, aCu conductor foil 3 is pressure-laid to constitute a hybrid integrated circuit. On theCu foil 3, anNi plating 4 is provided over the entire surface in consideration of adhesion to a metalfine wire 7 electrically connecting between theCu foil 3 as a lead-out electrode and anactive element 5. - Thereafter, a known screen-printing is used to form Ni plating 4 a and a
conductive path 3 a. - Next,
FIG. 12C shows a die bonding process and a wire bonding process. - On the
conductive path 3 a formed in the preceding process, anactive element 5 and apassive element 6 are mounted through a conductive paste such as asolder paste 12, thereby realizing a predetermined circuit. - Next,
FIGS. 13A and 13B show a potting process, a lead connection process and a support member attaching process. - As shown in
FIG. 13A , in the potting process, prior to a later injection mold process, potting is previously made with a thermosetting resin (e.g. epoxy resin) onto the solder junctions, metalfine wires 7,active elements 5 andpassive elements 6, thereby forming anovercoat 9. - Next, prepared is an
outer lead 8 for outputting and inputting signals from and to the hybrid integrated circuit. Thereafter, theouter lead 8 is connected to theexternal connection terminal 11 formed in a peripheral area of thesubstrate 1 through asolder 12. - Next, as shown in
FIG. 13B , the hybrid integratedcircuit substrate 1 connected with theouter lead 8 and the like is mounted on asupport member 10 a. By mounting thesubstrate 1 on thesupport member 10 a, it is possible to secure a thickness of a resin seal body at a backside of thesubstrate 1 during injection molding as explained in the next process. - Next,
FIG. 13C shows an injection mold process and a lead cutting process. - As shown in the figure, after potting is done with a thermosetting resin on the
substrate 1 to form aovercoat 9, aresin seal body 10 is formed by injection molding. At this time, in the abutment region between thesupport member 10 a and the thermoplastic resin, the abutment region of thesupport member 10 a is fused by the injected hot thermoplastic resin and turned into a full-mold structuredresin seal body 10. - Finally, the
outer lead 8 is cut to a use purpose thereby adjusting the length of theouter lead 8. - By the above process, a hybrid integrated circuit device is completed as shown in
FIG. 10 . - On the other hand, in the semiconductor industry, it is a general practice to carry out a transfer mold process. In a hybrid integrated circuit device, by the conventional transfer molding, a, semiconductor chip is fixed on a leadframe, e.g. of Cu. The semiconductor chip and the lead are electrically connected through a gold wire (hereinafter, referred to as Au). This is because the impossibility of employing an Al fine wire in respect of its less elasticity and ready bendability and time-consumed bonding requiring ultrasonic waves. Consequently, there has not conventionally existed a hybrid integrated circuit device that is formed by one metal plate to have a circuit formed thereon and further the metal substrate wire-bonded by Al fine wires is directly transfer-molded.
- In a hybrid integrated circuit device of an injection mold type, there has been a need to prevent the metal
fine wire 7 from being bent or broken under an injection pressure during molding, and thesolder 12 from flowing at a temperature upon injection molding. For this reason, in the conventional structure shown inFIG. 10 , theovercoat 9 due to potting has been adopted in order to cope with the foregoing problem. - However, because injection molding is carried out after potting a thermosetting resin (e.g. epoxy resin) to form an
overcoat 9, there is a problem of consuming a material cost for thermosetting resin together with operation cost. - Meanwhile, in the hybrid integrated circuit device by the conventional transfer molding, a semiconductor chip or the like is fixed on an island. Accordingly, although the heat generated from the semiconductor chip or the like dissipates at the fixing region, there is a problem that there is a limitation in heat dissipating area resulting in poor heat dissipation.
- Furthermore, because the wire bonding within the resin seal body uses Au wires resistive to resin injection pressure as noted above, it is not a current practice to carry out transfer molding with using Al fine wires. The Al fine wire is readily bent due to the causes of a weak neck resulting from ultrasonic bonding and further too low elastic modulus to withstand under injection pressure.
- Furthermore, in the case of integrally sealing hybrid integrated circuit substrates by transfer molding, there is a need to fix the hybrid integrated circuit substrate in horizontal and thickness directions within a mold die. There is a problem that such fixing member has not been developed as to withstand under an injection pressure during molding.
- A problem to be solved by the present invention is to fix a hybrid integrated circuit substrate in a predetermined position within the mold die.
- In order to solve the foregoing problem, a hybrid integrated circuit device of the present invention comprises: a hybrid integrated circuit substrate formed of a metal substrate; a lead firmly fixed on the hybrid integrated circuit substrate; and a resin seal body transfer-molding the substrate and the lead; whereby the substrate is provided with a region on which a pushpin for fixing the substrate is to urge during transfer molding.
- Furthermore, the region where the pushpin is to urge is arranged in a peripheral region of the substrate. The pushpin can urge a region not provided with a conductor pattern or circuit element.
- Furthermore, the substrate and the thermosetting resin are exposed in a bottom of a hole formed by the pushpin. Due to this, by confirming a ratio of the substrate and insulating resin exposed in the hole bottom, it is possible to confirm a position of the substrate in the insulating resin.
- A method of manufacturing a semiconductor integrated device of the invention comprises: a step of preparing a hybrid integrated circuit substrate insulation-treated at least in a surface thereof; a step of forming a conductor pattern on the substrate; a step of firmly fixing a semiconductor chip or passive element on the conductor pattern, a step of electrically connecting, a lead to the substrate; and a step of molding a thermosetting resin over at least the surface of the substrate by transfer molding.
- Meanwhile, the invention is characterized in that, by applying a downward urge force to the hybrid integrated circuit substrate by at least one pushpin, the hybrid integrated circuit substrate is prevented from moving under a pressure of resin injection within the mold cavity. This can fix the position of the hybrid integrated circuit substrate, thus solving the conventionally encountered problem. Furthermore, by fixing the position of the hybrid integrated circuit substrate, the hybrid integrated circuit substrate can be covered, at its back surface, with a constant thickness by using a resin high in heat dissipation property, thereby improving the heat dissipation property on the hybrid integrated circuit device.
- Meanwhile, the invention is characterized in that it is possible to confirm an area ratio of the hybrid integrated circuit substrate and thermosetting resin exposed in a hole bottom. This allows to confirm a position of the hybrid integrated circuit substrate within the hybrid integrated circuit device.
-
FIG. 1A is a sectional view of a hybrid integrated circuit device of the present invention, andFIG. 1B is a plan view thereof; -
FIG. 2A is a plan view of the hybrid integrated circuit device of the invention, andFIG. 2B is a sectional view thereof; -
FIG. 3 is a flowchart of a manufacturing method of a hybrid integrated circuit device of the invention; -
FIGS. 4A to 4C are views explaining the manufacturing method of a hybrid integrated circuit device of the invention; -
FIGS. 5A and 5B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention; -
FIGS. 6A and 6B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention; -
FIGS. 7A and 7B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention; -
FIGS. 8A and 8B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention; -
FIGS. 9A and 9B are views explaining the manufacturing method of a hybrid integrated circuit device of the invention; -
FIG. 10 is a sectional view of a conventional hybrid integrated circuit device; -
FIG. 11 is a flowchart of a conventional manufacturing method of a hybrid integrated circuit device; -
FIGS. 12A to 12C are views explaining the conventional manufacturing method of a hybrid integrated circuit device; and -
FIGS. 13A to 13C are views explaining the conventional manufacturing method of a hybrid integrated circuit device. - Explanation will be now made on a hybrid integrated circuit device according to a first embodiment of the invention with reference to
FIGS. 1A to 2B. - Referring to
FIGS. 1A and 1B , a structure of the hybrid integrated circuit device will be first explained. As shown inFIG. 1A , a hybridintegrated circuit substrate 31 employs a substrate excellent in heat dissipation property in consideration of the heat generation of from the semiconductor chips fixed on thesubstrate 31. This embodiment explains a case using analuminum substrate 31. Note that, although thesubstrate 31 in the embodiment uses an aluminum (hereinafter, referred to as Al) substrate, this is not necessarily limited to. For example, the embodiment is to be realized in case thesubstrate 31 uses a printed substrate, a ceramic substrate, a metal substrate or the like. The metal substrate may use a Cu substrate, an Fe substrate, an Fe—Ni substrate, an AlN (aluminum nitride) substrate or the like. - The
Al substrate 31 is anodized in its surface, to further form an insulatingresin 32 excellent in insulation, e.g. epoxy resin, over the entire surface thereof. Note that this metal oxide may be omitted without problem where voltage resistance is not considered. - On the
resin 32, aconductive path 33 a is formed by a Cu foil 33 (seeFIG. 5 ). An epoxy resin, for example, is overcoated to protect theconductive path 33 a on theAl substrate 31, in a position, except for electrical connection points. On theconductive path 33 a, anactive element 35 such as a power transistor, small-signal transistor or IC, and apassive element 36 such as a chip resistor or chip capacitor, are mounted through asolder 40. Thus, a predetermined circuit is realized. Herein, by providing electrical connection using an Ag paste or the like, soldering may be partly omitted. In the case of mounting face up anactive element 35, such as a semiconductor chip, connection is through a metalfine wire 37. For a power semiconductor chip, the metalfine wire 37 uses an Al wire having approximately 150-500 μmφ, for example. This is generally called a thick wire. For a semi-power or small-signal semiconductor chip, used is an Al wire having approximately 30-80 μmφ, for example. This is generally called a fine wire. Anexternal connection terminal 38, in a peripheral area of theAl substrate 31, is connected with anouter lead 39 of Cu or Fe—Ni through asolder 40. - According to the present invention, a resin seal body is directly formed over
active element 35, apassive element 36 andAl wires 37 and the like on the hybridintegrated circuit substrate 31. - Namely, in the
resin seal body 41, the thermosetting resin for use in transfer molding has a low viscosity and a cure temperature lower than, a melting point of thesolder 40 used in the connection member, e.g. 183° C. This can eliminate theovercoat 9 formed by potting a thermosetting resin (e.g. epoxy resin) required on the conventional hybrid integrated circuit device shown inFIG. 10 . - As a result, in case thermosetting resin is poured directly over the metal fine wire having a diameter, e.g. of approximately 40 μm, electrically connecting, the small-signal IC or the like to the
conductive path 33 a during transfer molding, there is no possibility of falling down, disconnection or bending. A feature of the present invention is that the Al fine wire is prevented from being bent during the molding process. - As shown in
FIG. 1B , the outer leads 39 extend externally of theresin seal body 41. The outer leads 39 are adjusted in length in compliance with the purpose of use.Holes 42 are formed as traces of pushpins in theresin seal body 41, at two points close to a side opposite to a side the outer leads 39 extend. Theholes 42 are caused by pushpins 47 (seeFIG. 6 ) fixing thesubstrate 31 during transfer molding, which are left even after forming aresin seal body 41. - Referring to
FIG. 2A , theholes 42 are formed in aperipheral region 43 of thesubstrate 31, i.e. in a region not formed with a circuit or the like on thesubstrate 31. Furthermore, because theholes 42 are formed in the peripheral region of thesubstrate 31 over theresin film 32, it is structurally free from problem in respect of quality and moisture resistance. Herein, theperipheral region 43 is a margin provided to secure a distance from a circuit area upon individually pressing thesubstrate 31. - As shown in
FIGS. 2A and 2B , aconductive paths 33 a is densely formed on theAl substrate 31. On theconductive path 33 a, mounted are anactive element 35 such as a power transistor, small-signal transistor or IC, and apassive element 36 such as a chip resistance or capacitance through asolder 40 or the like. Meanwhile, outer leads 39 are connected throughexternal connection terminals 38, thereby realizing a predetermined circuit. - As shown in the figure, a complicated circuit is formed within a narrow space on the
substrate 31. According to the hybrid integrated circuit device of the invention, after forming an insulatingresin 32 over the entire surface of theAl substrate 31, a complicated circuit is formed and thereafter outer leads 39 are bonded to thesubstrate 31, followed by integrally, directly forming aresin seal body 41 by transfer molding. - In the conventional, where forming a hybrid integrated circuit device by transfer molding, a leadframe of Cu, for example, is worked by etching, punching or pressing to form wiring, lands and the like. It has been impossible to form such a complicated circuit as a conductor pattern of a hybrid integrated circuit. Meanwhile, with a leadframe for transfer molding, when forming a wiring as in
FIG. 2A , there is a need of fixing with suspension leads at various points in order to prevent against lead warpage. In this manner, a hybrid integrated circuit using a usual leadframe can mount several active parts at the utmost. Thus, there is a restriction in forming a hybrid integrated circuit having such a conductor pattern as that ofFIG. 2A . - Namely, by providing a structure of hybrid integrated circuit device of the invention, a
substrate 31 having a complicated circuit can be formed by transfer molding. Furthermore, because the invention uses a substrate having a high thermal conductivity to carry out transfer molding, the heat generated can be dissipated at the entire of thesubstrate 31. Accordingly, as compared to the hybrid integrated circuit device using the conventional leadframe, themetal substrate 31 directly molded acts as a large-sized heat-sink thus providing excellent heat dissipation and realizing circuit characteristic improvement. - Furthermore, according to the hybrid integrated circuit device of the invention, as shown in
FIG. 1B , the thermosetting resin and hybrid integrated circuit substrate is exposed at the bottoms of the twoholes 42 formed in a molding process. - Setting is provided in a mold process such that, in the case that the hybrid
integrated circuit substrate 31 is fixed in a correct position, the thermosetting resin and the substrate are exposed, e.g., half-and-half in the bottom of thehole 42. Also, where the substrate is not exposed at all in the respective bottoms of the twoholes 42, this means that the hybridintegrated circuit substrate 31 has moved in a thickness direction during the mold process. - Accordingly, by confirming the bottoms of the
holes 42 after the molding process, it is possible to confirm a position of the hybrid integrated circuit substrate within the thermosetting resin. - Next, explanation will be made on a method of manufacturing a hybrid integrated circuit device of the invention with reference to FIGS. 3 to 9B.
-
FIG. 3 is a process flowchart, including a metal substrate preparing process, an insulating layer forming process, a Cu foil pressure-laying process, an Ni partial plating process, a Cu foil etching process, a die bonding process, a wire bonding process, a lead connection process, a transfer mold process, and a lead cutting process. As apparent from the flow, it is a conventional practice to form a resin seal body by injection molding. The invention, however, has realized a process to form a resin seal body by transfer molding. -
FIGS. 4A to 9B show the processes of manufacturing hybrid integrated circuit device. Note that the processes, that are apparent without showing, are omitted in the figures. - The first process of the invention includes preparing a metal substrate, forming an insulating layer, pressure-laying a Cu foil and carrying out Ni plating, as show in
FIG. 4A . - In the metal substrate preparing process, a substrate is prepared taking into consideration the properties of heat dissipation, substrate strength, substrate shield and so on. In this case, emphasis is placed particularly on heat dissipation property because heat concentration is caused by density increase where densely mounting integrating power transistors, large-scaled LSIs, digital signal processing circuits, etc. on one small-sized hybrid IC. The present embodiment explains the case using an
Al substrate 31 having a thickness of, e.g. approximately 1.5 mm, that is excellent in heat dissipation property. Although this embodiment explains the case using an Al substrate as thesubstrate 31, there is no especial limitation. - For example, the present example can be realized by using, as the
substrate 31, a print substrate, a ceramic substrate, a metal substrate or the like. It is possible to consider, as a metal substrate, a Cu substrate, an Fe—Ni substrate or a chemical substance of a metal excellent in conductivity. - Next, the
aluminum substrate 31 is anodized to cause an oxide in its surface. Furthermore, aresin 32 excellent in insulation property, e.g. epoxy resin, is formed on the entire surface thereof. Note that the metal oxide may be omitted without problem where voltage resistance is not taken into consideration. Then, aCu conductor foil 33 is pressure-laid on the insulatingresin 32, to constitute a hybrid integrated circuit. On theCu foil 33, Ni plating is provided over the entire surface in consideration of an adhesion to a metalfine wire 37 for electrical connection between theCu foil 33 for turning into an lead-out electrode and theactive element 35. - The second process of the invention includes forming Ni plating and etching the Cu foil as shown in
FIG. 4B . - On the Ni plating 34, resist is left only in an area requiring Ni plating 34 by known screen-printing or the like to form a selective mask. Then, Ni plating 34 a is formed by etching, e.g. in an area for turning into an lead-out electrode, on the
Cu foil 33. Thereafter, the resist is removed away. Again, resist is left only in an area requiring a Cu-foil conductor pattern 33 a by known screen-printing or the like to form a selective mask. Then, aconductor pattern 33 a is formed fromCu foil 33 on the insulatingresin 32 by etching. Thereafter, an overcoat is formed of an epoxy resin on theconductor pattern 33 a by screen-printing, for example. - The third process of the invention includes carrying out die bonding and wire bonding, as shown in
FIG. 4C . - On the
conductor pattern 33 a formed in the preceding process, anactive element 35 such as a power transistor, a small-signal transistor or IC, and a passive element such as a chip resistor or a chip capacitor, are mounted through a conductive paste, such as asolder paste 40, thereby realizing a predetermined circuit. Herein, by providing electrical connection with an Ag paste or the like, solder may not be partly employed. Meanwhile, when mounting anactive element 35, such as a power transistor or a semi-power transistor, a heat-sink is provided between theactive element 35 and theconductive path 33 a, in consideration of heat dissipation. - Next, in the case of mounting face up an
active element 35, such as a semiconductor chip, electrical connection is made through a metalfine wire 37 by bonding. As noted above, the metalfine wire 37 for electrical connection between theactive element 35, and theconductive path 33 a is wire-bonded through the Ni plating 34 on theconductive path 33 a, in consideration of an adhesion to the Cu-foiledconductive path 33 a. - Herein, the metal
fine wire 37 employs especially an Alfine wire 37. Because anAl wire 37 is difficult in forming a true-sphere ball, a stitch bonding scheme is employed. However, the stitch bonding scheme is featured that a stitch point is readily broken by a resin stress and low in elastic modulus as compared to an Au wire thus readily fallen down under resin pressure. Accordingly, where using anAl wire 37, caution must be paid especially during forming aresin seal body 41. - The fourth process of the invention includes carrying out lead connection, as shown in
FIGS. 5A and 5B . - As shown in
FIG. 5A , prepared is anouter lead 39 for outputting and inputting signals from and to the foregoing hybrid integrated circuit. Theouter lead 39 is of a conductor material of Cu, Fe—Ni or the like in order for use as an output-and-input terminal. Furthermore, a width and thickness of theouter lead 39 is determined taking account of a current capacity and the like. The embodiment of the invention, although detailed in the next transfer mold process, requires a strength and springiness in theouter lead 39 and prepares anouter lead 39 having a thickness of approximately, e.g. 0.4-0.5 mm. Thereafter, theouter lead 39 is connected to theexternal connection terminal 38 formed in the peripheral region of thesubstrate 31 through asolder 40. In this case, the connecting member is not necessarily limited to solder but connection may be by spot welding. - Herein, as shown in
FIG. 5B , according to the invention, the outer leads 39 are connected to thesubstrate 31 at a somewhat angle relative to a mount surface thereof. The angle defined between thesubstrate 31 and thelead 39 is to be considered approximately 10°, for example. The cure temperature of a thermosetting resin to be used in the next transfer mold process is set lower than the melting point of asolder 40 for connecting between theouter lead 39 and theexternal connection electrode 38. - The fifth process of the invention, the process is to integrally mold the hybrid
integrated circuit substrate 31 with a thermosetting resin by transfer molding, as shown inFIGS. 6A to 8B. - In order to seal the hybrid
integrated circuit substrate 31 by transfer molding, the hybridintegrated circuit substrate 31 must be fixed in position within amold cavity 70, as shown inFIG. 6B . However, in the case of integrally transfer-molding the hybridintegrated circuit substrate 31, there is a difficulty in directly fixing the hybridintegrated circuit substrates 31. Furthermore, there is also a problem that the hybridintegrated circuit substrate 31 be moved under a resin-pouring pressure within the mold. - Accordingly, in this process, the hybrid
integrated circuit substrate 31 at a peripheral region is pushed by at least onepushpin 47 provided in an upper mold die 45. Resin is filled after the hybridintegrated circuit substrate 31 is fixed in position within themold cavity 70. - Specifically, the hybrid
integrated circuit substrate 31 soldered with aleadframe 39 is transferred into themold cavity 70, as shown inFIG. 6A . - Then, as shown in
FIG. 6B , theleadframe 39 is fixed by the upper and lower mold dies 45 and 44. The hybridintegrated circuit substrate 31 at a peripheral point is urged by thepushpin 47, thereby fixing the position of the hybridintegrated circuit substrate 31 at within themold cavity 70. - The
leadframe 39 has a plurality of leads connected by a first connectingportion 39 d and second connectingportion 39 c, as shown inFIG. 5 . Furthermore, this is solder-joined to the hybridintegrated circuit substrate 31 not in parallel but with an upward inclination. Accordingly, as shown InFIG. 6A , when theleadframe 39 is horizontally placed, the hybridintegrated circuit substrate 31 assumes an upwardly inclined position within the mold cavity 66. - The
pushpin 47 is a projection provided at least one in the upper mold die 45, as shown inFIG. 6A . This acts to urge the hybridintegrated circuit substrate 31 at its peripheral point when the upper and lower mold dies 45 and 44 are fitted together. Meanwhile, thepushpin 47 has a length to horizontally position the hybridintegrated circuit substrate 31 within themold cavity 70 when it pushes the hybridintegrated circuit substrate 31. - Accordingly, as shown in
FIG. 6B , themold pushpin 47 urges at the peripheral point of the hybridintegrated circuit substrate 31 inclined due to fixing theleadframe 39 in the mold, whereby the hybridintegrated circuit substrate 31 can be fixed in vertical position by an downward urging force of thepushpin 47 and an upward stress of theleadframe 39. - Also, as shown in
FIG. 8A , by abutting a particular point of theleadframe 39 connected to the hybridintegrated circuit substrate 70 against aguide pin 46 provided on the mold, the hybridintegrated circuit substrate 31 can be fixed in horizontal position. - Incidentally, although the hybrid
integrated circuit substrate 31 is fixed by using thepushpin 47 fixed on the upper mold die as shown inFIGS. 6A and 6B on the above explanation, there is a method to use amovable pushpin 80 as shown inFIGS. 7A and 7B . Where using amovable pushpin 80, after completing resin pouring, thepin 80 is pulled out and the resin thereafter is cured. Accordingly, the hybridintegrated circuit substrate 31 is free of exposure and hence the hybrid integrated circuit substrate is further improved in moisture resistance. - Next, in the manufacturing method of a hybrid integrated circuit device of the invention, a thermosetting resin is injected into the
mold cavity 70 such that it first hits a side surface of thesubstrate 31, as shown inFIG. 8B . Then, the injection thermosetting resin, at anarrow 49, is branched by thesubstrate 31 to flow toward the upper and the lower of thesubstrate 31 as shown atarrows flow width 56 for the upper of thesubstrate 31 is provided nearly the same as aflow width 55 for the lower of thesubstrate 31. Thus, the thermosetting resin smoothly flows toward the below of thesubstrate 31. Furthermore, the thermosetting resin is reduced in injection velocity and pressure by its once hitting at the side surface of thesubstrate 31. Thus, it is possible to prevent the Alfine wire 37 from being bent or broken. - From the above, the present process can integrally transfer-mold hybrid integrated
circuit substrates 31 with using a thermosetting resin. - Meanwhile, as shown in
FIG. 6 , in the case that the hybridintegrated circuit substrate 31 is urged by a fixedpushpin 47, the hybridintegrated circuit substrate 31 in a peripheral part is exposed at the bottom of apushpin hole 42 after completing a molding process, as shown inFIG. 9A . However, because the peripheral region of the hybridintegrated circuit substrate 31 is a margin required in blanking the hybridintegrated circuit substrate 31, no conductor patterns, etc. are provided therein. Accordingly, because an overcoat is provided on the hybridintegrated circuit substrate 31 not to expose the metal substrate to the outside, the hybrid integrated circuit device is free from the deterioration in moisture resistance due to thehole 42. Moreover, because the margin region used in pin abutment, the substrate surface is utilized more effectively than the use of a circuit region in abutment. - Furthermore, by confirming an area ratio of the
metal substrate 42 b andresin 42 a exposed in the bottom of thehole 42, it is possible to confirm a presence or absence of a movement of the hybridintegrated circuit substrate 31 in the molding process. Design is made such that, when thesubstrate 31 is molded in a desired position, thehole 42 bottom is occupied, for example, a half by the hybridintegrated circuit substrate 31. Consequently, where a desired area of the metal substrate is not exposed in thehole 42 bottom, the hybridintegrated circuit substrate 31 is considered having moved horizontally in the molding process. Meanwhile, when there is no exposure of the hybridintegrated circuit substrate 31 in the both bottoms of the twoholes 42, the hybrid integrated circuit substrate is considered having moved in a thickness direction in the molding process. From the above, it is possible to determine whether the molding process has been correctly done or not, by confirming thehole 42 bottoms. - The sixth process of the invention includes cutting the leads, as shown in
FIGS. 9A and 9B . - The leaked resin out of the mold dies 44, 45 in the preceding transfer-mold process is dammed at the
second connection portion 39 c formed on theouter lead 39, and cures as it is. As a result, the area of between the leads of theouter lead 39 closer than thesecond connection 39 c to theresin seal body 41 is filled with leakedresin 50. No resin is filled between the leads closer than the second connection to the tip of theouter lead 39. - By blanking out the
second connection 39 c portion, individual, leads of theouter lead 39 are made independent. Theouter lead 39 is adjusted in length in compliance with a use purpose. For, example, theouter lead 39 is cut at a position of a dottedline 51. Simultaneously, the leakedresin 50 also is removed away. - By the above process, a hybrid, integrated circuit device shown in
FIG. 1 is completed. - As described above, according to the manufacturing method of a hybrid integrated circuit device of the invention, in a transfer-molding process, the hybrid integrated circuit device is fixed in position within the mold by being urged at a peripheral point of the hybrid integrated circuit substrate by the pushpin. Due to this, the manufacturing method of a hybrid integrated device of the invention can omit the use of a support member as required in the conventional manufacturing method of a hybrid integrated circuit device. Furthermore, the hybrid integrated circuit device completed is greatly improved in heat dissipation property.
- The hybrid integrated circuit device and manufacturing thereof of the invention was explained on the hybrid integrated circuit device of the full mold type. However, the invention is not limited to the foregoing embodiment. For example, it is possible to form a hybrid integrated circuit device having a shape entirely exposed at a backside of the hybrid integrated circuit substrate. In this case, an effect of heat dissipation is further obtained besides the above-noted effect.
- Furthermore, although this embodiment was explained on the case with the one-sided leads that external leads extend at one side surface of the substrate, the invention is not limited to that structure. In the case with double-sided leads or four-way leads, besides the above-noted effect, transfer-mold process can be realized in a state the substrate is stabilized. Besides, various modifications are possible within a range not departing from the gist of the invention.
- As explained above, the hybrid integrated circuit device of the invention and manufacturing thereof has the following excellent effects.
- By urging a peripheral point of a hybrid integrated circuit substrate by the use of a pushpin provided on the mold die during a molding process, the hybrid integrated circuit substrate can be fixed in position within the cavity of the mold. Furthermore, hybrid integrated circuit substrates can be integrally transfer-molded, the hybrid integrated circuit substrate can be molded, at its surface, in a constant thickness with a thermosetting resin excellent in heat conductivity, making possible to fabricate a hybrid integrated circuit device excellent in heat dissipation property. Incidentally, the use of a pushpin exposes a part of a peripheral region of the hybrid integrated circuit substrate where no conductor patterns are provided. However, because the hybrid integrated circuit substrate has an insulating layer formed on the metal substrate, there is no moisture-resistance deterioration in the hybrid integrated circuit device.
- Furthermore, in the invention, by confirming a bottom of a hole formed by the pushpin, it is possible to confirm a position of a hybrid integrated circuit substrate at the inside of the hybrid integrated circuit device. Specifically, by confirming the area ratio of the hybrid integrated circuit substrate and thermosetting resin being exposed to the hole bottom, it is possible to confirm a horizontal position of the hybrid integrated circuit substrate. Meanwhile, by confirming a presence or absence of an exposure of the hybrid integrated circuit substrate, it is possible to confirm a thickness position of the hybrid integrated circuit substrate.
Claims (6)
1. A hybrid integrated circuit device comprising:
a hybrid integrated circuit substrate;
a lead fixed on the hybrid integrated circuit substrate; and
a resin seal body transfer-molding the substrate and the lead;
wherein the substrate includes a region on which a pushpin for fixing the substrate is to urge during transfer molding.
2. The hybrid integrated circuit device according to claim 1 , the region where the pushpin is to urge is arranged in a peripheral region of the substrate.
3. The hybrid integrated circuit device according to claim 2 , wherein the substrate and a thermosetting resin are exposed in a bottom of a hole formed by the pushpin.
4. The hybrid integrated circuit device according to claim 3 , wherein the hole is formed at least two points in the resin seal body in a region above both ends of the substrate.
5. The hybrid integrated circuit device according to claim 3 , wherein the thermosetting resin is an epoxy resin.
6-17. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/248,887 US20060033209A1 (en) | 2001-06-28 | 2005-10-11 | Hybrid integrated circuit device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001196984A JP4614584B2 (en) | 2001-06-28 | 2001-06-28 | Hybrid integrated circuit device and manufacturing method thereof |
JPP.2001-196984 | 2001-06-28 | ||
US10/183,736 US6974727B2 (en) | 2001-06-28 | 2002-06-27 | Method of manufacturing a hybrid integrated circuit device |
US11/248,887 US20060033209A1 (en) | 2001-06-28 | 2005-10-11 | Hybrid integrated circuit device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/183,736 Division US6974727B2 (en) | 2001-06-28 | 2002-06-27 | Method of manufacturing a hybrid integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060033209A1 true US20060033209A1 (en) | 2006-02-16 |
Family
ID=19034688
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/183,736 Expired - Lifetime US6974727B2 (en) | 2001-06-28 | 2002-06-27 | Method of manufacturing a hybrid integrated circuit device |
US11/248,887 Abandoned US20060033209A1 (en) | 2001-06-28 | 2005-10-11 | Hybrid integrated circuit device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/183,736 Expired - Lifetime US6974727B2 (en) | 2001-06-28 | 2002-06-27 | Method of manufacturing a hybrid integrated circuit device |
Country Status (4)
Country | Link |
---|---|
US (2) | US6974727B2 (en) |
JP (1) | JP4614584B2 (en) |
CN (1) | CN100474582C (en) |
TW (1) | TW546715B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110073999A1 (en) * | 2009-09-30 | 2011-03-31 | Zhi Qiang Niu | Mixed alloy lead frame for packaging power semiconductor devices and its fabrication method |
US20130094122A1 (en) * | 2011-10-12 | 2013-04-18 | Infineon Technologies Ag | Low Inductance Capacitor Module and Power System with Low Inductance Capacitor Module |
US20140140034A1 (en) * | 2012-11-22 | 2014-05-22 | Denso Corporation | Power conversion apparatus |
US10881006B2 (en) | 2019-04-10 | 2020-12-29 | Unimicron Technology Corp. | Package carrier and package structure |
TWI721648B (en) * | 2019-04-10 | 2021-03-11 | 欣興電子股份有限公司 | Package carrier and package structure |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003045903A (en) | 2001-08-01 | 2003-02-14 | Fujitsu Ten Ltd | Die bonding apparatus |
JP3896029B2 (en) | 2002-04-24 | 2007-03-22 | 三洋電機株式会社 | Method for manufacturing hybrid integrated circuit device |
US20050000726A1 (en) * | 2003-06-06 | 2005-01-06 | Honda Motor Co., Ltd. | Resin encapsulated electronic component unit and method of manufacturing the same |
JP4334335B2 (en) * | 2003-12-24 | 2009-09-30 | 三洋電機株式会社 | Method for manufacturing hybrid integrated circuit device |
JP4413054B2 (en) * | 2004-03-29 | 2010-02-10 | 三洋電機株式会社 | Method for manufacturing hybrid integrated circuit device |
JP2011100718A (en) * | 2009-10-05 | 2011-05-19 | Yazaki Corp | Connector |
CN102117754B (en) * | 2011-01-05 | 2016-05-18 | 无锡市玉祁红光电子有限公司 | The turnover mould device of installing spacing sheet of thyristor anode |
JP2013153027A (en) * | 2012-01-24 | 2013-08-08 | Fujitsu Ltd | Semiconductor device and power supply device |
CN103715106B (en) * | 2012-09-29 | 2016-08-17 | 广东美的制冷设备有限公司 | The manufacture method of a kind of SPM and SPM |
JP5543044B1 (en) * | 2013-08-30 | 2014-07-09 | 新電元工業株式会社 | ELECTRIC DEVICE, ITS MANUFACTURING METHOD, AND ELECTRIC DEVICE DESIGNING METHOD |
US20150373845A1 (en) * | 2014-06-24 | 2015-12-24 | Panasonic Intellectual Property Management Co., Ltd. | Electronic component mounting structure and method of manufacturing electronic component mounting structure |
CN108847409B (en) * | 2018-06-25 | 2020-04-17 | 乐清海创智能科技有限公司 | Intelligent power module and preparation method thereof |
CN108878383B (en) * | 2018-06-26 | 2020-04-17 | 乐清海创智能科技有限公司 | High-performance IPM packaging module and preparation method thereof |
CN108831838B (en) * | 2018-06-26 | 2020-04-24 | 乐清海创智能科技有限公司 | IPM packaging structure and preparation method thereof |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4822550A (en) * | 1986-04-17 | 1989-04-18 | Citizen Watch Co., Ltd. | Method of molding a protective cover on a pin grid array |
US4954308A (en) * | 1988-03-04 | 1990-09-04 | Citizen Watch Co., Ltd. | Resin encapsulating method |
US6157086A (en) * | 1997-10-29 | 2000-12-05 | Weber; Patrick O. | Chip package with transfer mold underfill |
US20010002874A1 (en) * | 1998-03-17 | 2001-06-07 | Noriaki Sakamoto | Ic card module, manufacturing method therefor, hybrid integrated circuit module, and manufacturing method thereof |
US6321734B1 (en) * | 1999-04-06 | 2001-11-27 | Hitachi, Ltd. | Resin sealed electronic device and method of fabricating the same and ignition coil for internal combustion engine using the same |
US20020074652A1 (en) * | 2000-12-15 | 2002-06-20 | Pierce John L. | Method, apparatus and system for multiple chip assemblies |
US6644949B2 (en) * | 2000-06-28 | 2003-11-11 | Micron Technology, Inc. | Apparatus for reduced flash encapsulation of microelectronic devices |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63253653A (en) * | 1987-04-10 | 1988-10-20 | Citizen Watch Co Ltd | Resin sealed type pin grid array and manufacture thereof |
JPH02171219A (en) * | 1988-12-24 | 1990-07-02 | T & K Internatl Kenkyusho:Kk | Resin sealing molding method of electronic parts and device |
JPH04192351A (en) * | 1990-11-22 | 1992-07-10 | Hitachi Ltd | Semiconductor device and its formation |
JPH06224241A (en) * | 1993-01-25 | 1994-08-12 | Toyota Autom Loom Works Ltd | Formation method for resin sealed circuit device |
JP3491481B2 (en) * | 1996-08-20 | 2004-01-26 | 株式会社日立製作所 | Semiconductor device and manufacturing method thereof |
-
2001
- 2001-06-28 JP JP2001196984A patent/JP4614584B2/en not_active Expired - Lifetime
-
2002
- 2002-06-19 TW TW91113330A patent/TW546715B/en not_active IP Right Cessation
- 2002-06-27 US US10/183,736 patent/US6974727B2/en not_active Expired - Lifetime
- 2002-06-28 CN CNB021251436A patent/CN100474582C/en not_active Expired - Fee Related
-
2005
- 2005-10-11 US US11/248,887 patent/US20060033209A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4822550A (en) * | 1986-04-17 | 1989-04-18 | Citizen Watch Co., Ltd. | Method of molding a protective cover on a pin grid array |
US4954308A (en) * | 1988-03-04 | 1990-09-04 | Citizen Watch Co., Ltd. | Resin encapsulating method |
US6157086A (en) * | 1997-10-29 | 2000-12-05 | Weber; Patrick O. | Chip package with transfer mold underfill |
US20010002874A1 (en) * | 1998-03-17 | 2001-06-07 | Noriaki Sakamoto | Ic card module, manufacturing method therefor, hybrid integrated circuit module, and manufacturing method thereof |
US6321734B1 (en) * | 1999-04-06 | 2001-11-27 | Hitachi, Ltd. | Resin sealed electronic device and method of fabricating the same and ignition coil for internal combustion engine using the same |
US6644949B2 (en) * | 2000-06-28 | 2003-11-11 | Micron Technology, Inc. | Apparatus for reduced flash encapsulation of microelectronic devices |
US20020074652A1 (en) * | 2000-12-15 | 2002-06-20 | Pierce John L. | Method, apparatus and system for multiple chip assemblies |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110073999A1 (en) * | 2009-09-30 | 2011-03-31 | Zhi Qiang Niu | Mixed alloy lead frame for packaging power semiconductor devices and its fabrication method |
US20130094122A1 (en) * | 2011-10-12 | 2013-04-18 | Infineon Technologies Ag | Low Inductance Capacitor Module and Power System with Low Inductance Capacitor Module |
US8787003B2 (en) * | 2011-10-12 | 2014-07-22 | Infineon Technologies Ag | Low inductance capacitor module and power system with low inductance capacitor module |
US20140140034A1 (en) * | 2012-11-22 | 2014-05-22 | Denso Corporation | Power conversion apparatus |
US10881006B2 (en) | 2019-04-10 | 2020-12-29 | Unimicron Technology Corp. | Package carrier and package structure |
TWI721648B (en) * | 2019-04-10 | 2021-03-11 | 欣興電子股份有限公司 | Package carrier and package structure |
Also Published As
Publication number | Publication date |
---|---|
CN100474582C (en) | 2009-04-01 |
CN1395309A (en) | 2003-02-05 |
JP4614584B2 (en) | 2011-01-19 |
US6974727B2 (en) | 2005-12-13 |
JP2003017517A (en) | 2003-01-17 |
US20030001255A1 (en) | 2003-01-02 |
TW546715B (en) | 2003-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060033209A1 (en) | Hybrid integrated circuit device | |
US6593169B2 (en) | Method of making hybrid integrated circuit device | |
US5198964A (en) | Packaged semiconductor device and electronic device module including same | |
KR100522223B1 (en) | Semiconductor device and method for manufacturing thereof | |
US6469370B1 (en) | Semiconductor device and method of production of the semiconductor device | |
KR930004246B1 (en) | Resin seal type semiconductor device | |
US7224073B2 (en) | Substrate for solder joint | |
US8659146B2 (en) | Lead frame based, over-molded semiconductor package with integrated through hole technology (THT) heat spreader pin(s) and associated method of manufacturing | |
US7141868B2 (en) | Flash preventing substrate and method for fabricating the same | |
US6975024B2 (en) | Hybrid integrated circuit device and manufacturing method thereof | |
US5559316A (en) | Plastic-molded semiconductor device containing a semiconductor pellet mounted on a lead frame | |
US6333211B1 (en) | Process for manufacturing a premold type semiconductor package using support pins in the mold and external connector bumps | |
US5382546A (en) | Semiconductor device and method of fabricating same, as well as lead frame used therein and method of fabricating same | |
EP0210371A1 (en) | Semiconductor device having a plurality of leads | |
JPH08139218A (en) | Hybrid integrated circuit device and its manufacture | |
JP4623871B2 (en) | Hybrid integrated circuit device | |
US7589402B2 (en) | Semiconductor module and manufacturing method thereof | |
JP2622862B2 (en) | Substrate for mounting electronic components with leads | |
JP4614585B2 (en) | Method for manufacturing hybrid integrated circuit device | |
JP3827978B2 (en) | Manufacturing method of semiconductor device | |
JP3297959B2 (en) | Semiconductor device | |
JPH0974149A (en) | Small package and manufacture | |
JP4614579B2 (en) | Method for manufacturing hybrid integrated circuit device | |
JP3745106B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH07183425A (en) | Semiconductor device and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |