US20060009011A1 - Method for recycling/reclaiming a monitor wafer - Google Patents
Method for recycling/reclaiming a monitor wafer Download PDFInfo
- Publication number
- US20060009011A1 US20060009011A1 US10/885,270 US88527004A US2006009011A1 US 20060009011 A1 US20060009011 A1 US 20060009011A1 US 88527004 A US88527004 A US 88527004A US 2006009011 A1 US2006009011 A1 US 2006009011A1
- Authority
- US
- United States
- Prior art keywords
- monitor wafer
- recited
- wafer
- annealing
- front surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02079—Cleaning for reclaiming
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02032—Preparing bulk and homogeneous wafers by reclaiming or re-processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
- H01L21/3225—Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
Definitions
- the present invention is directed, in general, to a method for manufacturing an integrated circuit and, more specifically, to a method for recycling/reclaiming a monitor wafer used in the manufacture of an integrated circuit.
- the industry as a result of the extreme number and cost of the monitor wafers being used, currently attempts to recycle or reclaim these used monitor wafers.
- the recycling or reclaiming of the used monitor wafers typically begins by determining what type of used monitor wafer is being recycled or reclaimed. Knowing that information, the specific type of chemical etch, chemical strip, and/or polish that is required to return the monitor wafer to a suitable state, may be determined.
- conventional technologies do not always thoroughly restore the original condition of a monitor wafer.
- conventional technologies are not capable of removing or reducing the number of crystal oriented pits (COPs) or oxygen induced stacking faults (OISFs), thereby making it more atomically flat, that show up on the surface of the monitor wafer.
- OISFs typically result when oxygen precipitates out of the wafer during one or more of the multiple thermal cycles the monitor wafer experiences during its testing.
- the COPs and OISFs show up as light point defects, similar to airborne particles, the industry generally finds them undesirable. This is particularly evident, as the specification requirements of the industry continue to tighten.
- the present invention provides a method for recycling/reclaiming a monitor wafer and a method for testing a manufacturing process.
- the method for recycling/reclaiming the monitor wafer includes providing a monitor wafer having a number of front surface defects thereon, and annealing the monitor wafer in a presence of an inert gas to correct one or more of the number of front surface defects.
- the method for testing a manufacturing process includes (1) providing a monitor wafer, (2) forming one or more integrated circuit films on the monitor wafer and testing the one or more integrated circuit films, the process of forming or testing the one or more integrated circuit films on the monitor wafer causing the monitor wafer to have a number of front surface defects thereon, (3) annealing the monitor wafer in a presence of an inert gas to correct one or more of the number of front surface defects, and thereby recycling/reclaiming the monitor wafer.
- FIG. 1 illustrates a flow chart depicting one process flow that could be used to test a manufacturing process, which takes advantage of the unique recycling/reclamation method of the present invention.
- the present invention in contrast to the prior art, begins with the unique recognition that if front surface defects on a monitor wafer caused during either the formation of the integrated circuit (IC) films on the monitor wafers or the testing of those films can be corrected, the effective useful life of the monitor wafer can be greatly increased. Namely, the present invention has recognized that if the front surface effects can be corrected, less lapping and polishing of the monitor wafer is required to sufficiently correct those front surface defects during the recycling/reclamation process. Therefore, the monitor wafer, and more specifically the thickness of the monitor wafer, withstands many more recycling/reclamation processes before being unsuitable for additional testing purposes.
- the present invention observed that by annealing the monitor wafer in a presence of an inert gas, one or more of the front surface defects created during either the formation of the IC films on the monitor wafers or the testing of those films, may be corrected. Accordingly, depending on the specifications of the IC manufacturer purchasing the recycled/reclaimed monitor wafer, less of the monitor wafer need be lapped or polished. Thus, the effective lifespan of any given monitor wafer can be increased over what it once was using the prior art etching and polishing process. As new monitor wafers can cost upwards of $50 each, this saving represents a significant savings to the industry.
- FIG. 1 illustrated is a flow chart 100 depicting one process flow that could be used to test a manufacturing process, that takes advantage of the unique recycling/reclamation method of the present invention. While the flow chart 100 depicted in FIG. 1 includes about 10 specific steps, those skilled in the art understand that fewer or more steps could be used and remain within the scope of the present invention. While many of the additional steps will not be discussed, certain ones of those additional steps will be discussed.
- the method for testing the manufacturing process using the unique method for recycling/reclaiming the wafer begins in a start step 105 . Thereafter, in a step 110 , a wafer is provided.
- the wafer which may comprise a number of different types and qualities, in the embodiment of the present invention is a virgin monitor wafer.
- the virgin monitor wafer is a wafer that was formed using the well known Czochralski method, or a slight variation thereof.
- Other known or hereafter discovered manufacturing techniques could, however, also be used to form the virgin monitor wafer and stay within the scope of the present invention.
- the wafer depending on its intended use and the IC manufacturer using it, will include a given set of parameters. For instance, the wafer will most likely be designed to have a certain amount of resistance, a certain dopant type and amount, certain thickness, certain surface roughness, etc. In addition to those parameters, the initial wafer will most likely also contain only a certain number of surface defects of a prescribed size. For instance, certain manufacturers require that the initial wafer contains less than about 25 defects of 0.2 microns or larger, or less than about 100 defects of 0.12 microns or larger or larger when used for testing purposes.
- one or more IC films may be formed on the wafer.
- the one or more IC films may comprise any material layer formed on the wafer that might be used in the typical manufacture of an IC.
- the IC films could be a collection of dielectric and conductive layers, or in alternative embodiments just dielectric or conductive layers. The number and type of films generally depends on the specific parameter of the manufacturing process, or in this case IC, that needs testing.
- the IC film could also include a doped region in the wafer itself or one of the other IC films located thereon.
- the properties of the one or more IC films may be tested in a step 130 .
- the testing of the IC films may consist of a collection of one or more electrical, thermal, mechanical, or other known tests. Those skilled in the art understand the numerous different tests that might be applied to test the IC films. For this reason, no discussion is warranted.
- the front surface defects in one embodiment of the invention, comprise crystal originate pits (COPs).
- the front surface defects may, however, comprise in addition to or in place of the COPs, oxygen induced stacking faults (OISFs) caused by the oxygen precipitating in the wafer during thermal cycles that occurred during the formation of the IC films and/or the testing of the IC films.
- OISFs oxygen induced stacking faults
- these COPs or OISFs are detrimental to the testing of the IC films, during the visual inspection of the recycled/reclaimed wafer they show up as defects just the same. For instance, both show up as light point defects just the same as particle imperfections.
- these COPs and OISFs often cause a wafer to be rejected.
- the wafer that has been subjected to the formation and testing of the one or more films contains at least about 500 front surface defects, such as crystal oriented front surface defects, of 0.09 microns or larger.
- 500 front surface defects such as crystal oriented front surface defects
- a significant portion of those 500 front surface defects of 0.09 microns or larger are COPs or OISFs. In most instances too many front surface defects exist to meet the manufactures defect specifications.
- steps 140 through 170 the wafers are recycled/reclaimed using a unique method that corrects one or more of the front surface defects caused by the formation of the IC films and/or the testing of the IC films. Therefore, steps 140 through 170 , as well as the intermediate steps, allow the recycled/reclaimed wafer to meet the predetermined specifications of the IC manufacturers more often and easier. Additionally, these steps allow the effective lifespan of the wafer to significantly increase, as less severe etching and polishing procedures are required to remove the front surface defects. In an exemplary embodiment, the unique process of the present invention forgoes the need for etching or polishing the wafer to remove the front surface defects.
- the one or more IC films located on the wafer may be removed.
- the removal of the IC films may be accomplished using a number of different processes, as well as combination of processes.
- the wafer may be subjected to a one or more step polishing process.
- a two-step polishing process is used, wherein the first step of the polishing process is a rough polish and the second step of the polishing process is a mirror polish. It should be noted, however, that the removal of the IC films could be accomplished using any combination of one or more of a chemical etch or polishing process.
- the wafer is subjected to a modified RCA chemistry.
- the modified RCA chemistry used in the exemplary embodiment of the invention includes a first SC1 solution (e.g., hydrogen peroxide, ammonia hydroxide and DI water) followed by a second SC2 solution (e.g., hydrochloric acid, hydrogen peroxide and DI water).
- the wafer is subjected to a unique anneal to correct one or more of the front surface defects on the wafer.
- the anneal is accomplished in the presence of an inert gas.
- this inert gas includes hydrogen, argon, another similar inert gas or any combinations thereof.
- deuterium which is an isotope of hydrogen, works significantly well.
- the gas flow of the specific gases used may vary greatly. It is believed that a flow rate of 2000 sccm to about 50000 sccm would provide excellent results.
- the anneal which may be accomplished using a rapid thermal anneal, furnace anneal, or another similar process, optimally occurs at a temperature of greater than about 1000° C. for a time period of greater than about 10 minutes for the standard furnace process or a time period ranging from about 5 seconds to about 240 seconds for the rapid thermal anneal process.
- the anneal occurs at a temperature ranging from about 1100° C. to about 1300° C. for a time period ranging from about 10 minutes to about 120 minutes for the standard furnace process or a time period ranging from about 15 seconds to about 120 seconds for the rapid thermal anneal process.
- the resulting annealed wafer may have less than about 100 front surface defects, such as crystal oriented front surface defects, of 0.09 microns or larger, many of those defects being particle defects rather than front surface defects. In an exemplary embodiment, the annealed wafer has less than about 25 front surface defects of 0.09 microns or larger.
- the wafer may be polished, whether it be rough polished or mirror polished after it has been annealed. In another embodiment the wafer is rough polished or mirror polished before it has been annealed. It is believed that after the wafer has been annealed that the wafer surface will approach its original atomically flat state.
- the annealed wafer may be inspected to determine whether it is suitable for another testing procedure, in a step 160 . This inspection, as is appreciated, might be based upon the number of defects remaining on the wafer of a certain size, the thickness of the wafer, as well as other criteria. If it is determined that the anneal adequately recycled/reclaimed the wafer and that the wafer is suitable for another testing procedure, in a step 170 the process flow would return to step 120 .
- the process flow would return to step 140 assuming the wafer thickness was sufficient or move to step 180 if the wafer thickness were not sufficient, where the wafer would be discontinued for testing purposes. For example, depending on the number of testing procedures the wafer has already undergone, its thickness might be reduced to such a level that it is impractical to be reused. After the wafer is discontinued in step 180 , the process would finish in step 185 .
Abstract
The present invention provides a method for recycling/reclaiming a monitor wafer and a method for testing a manufacturing process. The method for recycling/reclaiming the monitor wafer, among other steps, includes providing a monitor wafer having a number of front surface defects thereon (110), and annealing the monitor wafer in a presence of an inert gas to correct one or more of the number of front surface defects (150).
Description
- The present invention is directed, in general, to a method for manufacturing an integrated circuit and, more specifically, to a method for recycling/reclaiming a monitor wafer used in the manufacture of an integrated circuit.
- In practical semiconductor fabrication, hundreds and hundreds of individual manufacturing steps are required to convert a bare silicon wafer into one or more operational integrated circuits (ICs). In an effort to save time and money, after each individual manufacturing step is set up a monitor or test wafer is processed through the given manufacturing step to examine whether the manufacturing step achieves its intended purpose. If the specific manufacturing step being tested achieves its intended purpose, then the manufacturer is confident that actual device wafers may be subjected to the manufacturing step. However, if the specific manufacturing step being tested does not achieve its intended purpose, the manufacturing step may be tweaked and tested again, without subjecting actual device wafers to the unsatisfactory manufacturing step.
- The industry, as a result of the extreme number and cost of the monitor wafers being used, currently attempts to recycle or reclaim these used monitor wafers. The recycling or reclaiming of the used monitor wafers typically begins by determining what type of used monitor wafer is being recycled or reclaimed. Knowing that information, the specific type of chemical etch, chemical strip, and/or polish that is required to return the monitor wafer to a suitable state, may be determined.
- However, conventional technologies do not always thoroughly restore the original condition of a monitor wafer. For example, conventional technologies are not capable of removing or reducing the number of crystal oriented pits (COPs) or oxygen induced stacking faults (OISFs), thereby making it more atomically flat, that show up on the surface of the monitor wafer. OISFs typically result when oxygen precipitates out of the wafer during one or more of the multiple thermal cycles the monitor wafer experiences during its testing. As the COPs and OISFs show up as light point defects, similar to airborne particles, the industry generally finds them undesirable. This is particularly evident, as the specification requirements of the industry continue to tighten. For example, where the industry was previously in agreement with up to about 25 particles of 0.2 microns or less per wafer, the industry in certain instances now requires less than about 25 particles of 0.16 microns or less. With the current two or three step polish processes for recycled/reclaimed wafers, COPs and other crystal oriented front surface defects are quite abundant at the sub 0.17 micron level. If the COPs or OISFs may be removed from this count, the manufacturers defect specifications are easier to attain.
- Therefore, what is needed in the art is a method for recycling/reclaiming silicon wafers that does not experience the drawbacks of the prior art processes.
- To address the above-discussed deficiencies of the prior art, the present invention provides a method for recycling/reclaiming a monitor wafer and a method for testing a manufacturing process. The method for recycling/reclaiming the monitor wafer, among other steps, includes providing a monitor wafer having a number of front surface defects thereon, and annealing the monitor wafer in a presence of an inert gas to correct one or more of the number of front surface defects.
- The method for testing a manufacturing process, on the other hand, includes (1) providing a monitor wafer, (2) forming one or more integrated circuit films on the monitor wafer and testing the one or more integrated circuit films, the process of forming or testing the one or more integrated circuit films on the monitor wafer causing the monitor wafer to have a number of front surface defects thereon, (3) annealing the monitor wafer in a presence of an inert gas to correct one or more of the number of front surface defects, and thereby recycling/reclaiming the monitor wafer.
- The foregoing has outlined preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention.
- For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 illustrates a flow chart depicting one process flow that could be used to test a manufacturing process, which takes advantage of the unique recycling/reclamation method of the present invention. - The present invention, in contrast to the prior art, begins with the unique recognition that if front surface defects on a monitor wafer caused during either the formation of the integrated circuit (IC) films on the monitor wafers or the testing of those films can be corrected, the effective useful life of the monitor wafer can be greatly increased. Namely, the present invention has recognized that if the front surface effects can be corrected, less lapping and polishing of the monitor wafer is required to sufficiently correct those front surface defects during the recycling/reclamation process. Therefore, the monitor wafer, and more specifically the thickness of the monitor wafer, withstands many more recycling/reclamation processes before being unsuitable for additional testing purposes.
- Given the aforementioned recognition, the present invention observed that by annealing the monitor wafer in a presence of an inert gas, one or more of the front surface defects created during either the formation of the IC films on the monitor wafers or the testing of those films, may be corrected. Accordingly, depending on the specifications of the IC manufacturer purchasing the recycled/reclaimed monitor wafer, less of the monitor wafer need be lapped or polished. Thus, the effective lifespan of any given monitor wafer can be increased over what it once was using the prior art etching and polishing process. As new monitor wafers can cost upwards of $50 each, this saving represents a significant savings to the industry.
- Turning now to
FIG. 1 , illustrated is aflow chart 100 depicting one process flow that could be used to test a manufacturing process, that takes advantage of the unique recycling/reclamation method of the present invention. While theflow chart 100 depicted inFIG. 1 includes about 10 specific steps, those skilled in the art understand that fewer or more steps could be used and remain within the scope of the present invention. While many of the additional steps will not be discussed, certain ones of those additional steps will be discussed. - The method for testing the manufacturing process using the unique method for recycling/reclaiming the wafer begins in a
start step 105. Thereafter, in astep 110, a wafer is provided. The wafer, which may comprise a number of different types and qualities, in the embodiment of the present invention is a virgin monitor wafer. In an exemplary embodiment, the virgin monitor wafer is a wafer that was formed using the well known Czochralski method, or a slight variation thereof. Other known or hereafter discovered manufacturing techniques could, however, also be used to form the virgin monitor wafer and stay within the scope of the present invention. - The wafer, depending on its intended use and the IC manufacturer using it, will include a given set of parameters. For instance, the wafer will most likely be designed to have a certain amount of resistance, a certain dopant type and amount, certain thickness, certain surface roughness, etc. In addition to those parameters, the initial wafer will most likely also contain only a certain number of surface defects of a prescribed size. For instance, certain manufacturers require that the initial wafer contains less than about 25 defects of 0.2 microns or larger, or less than about 100 defects of 0.12 microns or larger or larger when used for testing purposes.
- After providing the wafer, in a
step 120, one or more IC films may be formed on the wafer. As is appreciated by those skilled in the art, the one or more IC films may comprise any material layer formed on the wafer that might be used in the typical manufacture of an IC. For example, the IC films could be a collection of dielectric and conductive layers, or in alternative embodiments just dielectric or conductive layers. The number and type of films generally depends on the specific parameter of the manufacturing process, or in this case IC, that needs testing. As used herein, however, the IC film could also include a doped region in the wafer itself or one of the other IC films located thereon. - After forming the IC films in a desired manner, the properties of the one or more IC films may be tested in a
step 130. The testing of the IC films may consist of a collection of one or more electrical, thermal, mechanical, or other known tests. Those skilled in the art understand the numerous different tests that might be applied to test the IC films. For this reason, no discussion is warranted. - It is believed that the formation of the IC films and/or the testing of the IC films causes one or more front surface defects to occur in the wafer. The front surface defects, in one embodiment of the invention, comprise crystal originate pits (COPs). The front surface defects may, however, comprise in addition to or in place of the COPs, oxygen induced stacking faults (OISFs) caused by the oxygen precipitating in the wafer during thermal cycles that occurred during the formation of the IC films and/or the testing of the IC films. While it is not currently believed that these COPs or OISFs are detrimental to the testing of the IC films, during the visual inspection of the recycled/reclaimed wafer they show up as defects just the same. For instance, both show up as light point defects just the same as particle imperfections. As each specific IC manufacturer has a predetermined size and amount of defects per wafer, these COPs and OISFs often cause a wafer to be rejected.
- In a common scenario, the wafer that has been subjected to the formation and testing of the one or more films contains at least about 500 front surface defects, such as crystal oriented front surface defects, of 0.09 microns or larger. A significant portion of those 500 front surface defects of 0.09 microns or larger are COPs or OISFs. In most instances too many front surface defects exist to meet the manufactures defect specifications.
- Therefore, in
steps 140 through 170, as well as any steps in-between, the wafers are recycled/reclaimed using a unique method that corrects one or more of the front surface defects caused by the formation of the IC films and/or the testing of the IC films. Therefore, steps 140 through 170, as well as the intermediate steps, allow the recycled/reclaimed wafer to meet the predetermined specifications of the IC manufacturers more often and easier. Additionally, these steps allow the effective lifespan of the wafer to significantly increase, as less severe etching and polishing procedures are required to remove the front surface defects. In an exemplary embodiment, the unique process of the present invention forgoes the need for etching or polishing the wafer to remove the front surface defects. - Consequently, in a
step 140, the one or more IC films located on the wafer may be removed. As those skilled in the art are aware, without the removal of these IC films the wafer may not easily be reused. The removal of the IC films may be accomplished using a number of different processes, as well as combination of processes. After chemically etching the one or more IC films from the wafer, the wafer may be subjected to a one or more step polishing process. For example, in an exemplary embodiment a two-step polishing process is used, wherein the first step of the polishing process is a rough polish and the second step of the polishing process is a mirror polish. It should be noted, however, that the removal of the IC films could be accomplished using any combination of one or more of a chemical etch or polishing process. - Following the IC film removal process, in one embodiment of the invention the wafer is subjected to a modified RCA chemistry. The modified RCA chemistry used in the exemplary embodiment of the invention includes a first SC1 solution (e.g., hydrogen peroxide, ammonia hydroxide and DI water) followed by a second SC2 solution (e.g., hydrochloric acid, hydrogen peroxide and DI water).
- After removing the IC films, in a
step 150, the wafer is subjected to a unique anneal to correct one or more of the front surface defects on the wafer. The anneal is accomplished in the presence of an inert gas. In an exemplary embodiment this inert gas includes hydrogen, argon, another similar inert gas or any combinations thereof. In an alternative embodiment, however, it has been observed that deuterium, which is an isotope of hydrogen, works significantly well. The gas flow of the specific gases used may vary greatly. It is believed that a flow rate of 2000 sccm to about 50000 sccm would provide excellent results. - The anneal, which may be accomplished using a rapid thermal anneal, furnace anneal, or another similar process, optimally occurs at a temperature of greater than about 1000° C. for a time period of greater than about 10 minutes for the standard furnace process or a time period ranging from about 5 seconds to about 240 seconds for the rapid thermal anneal process. In an exemplary embodiment, the anneal occurs at a temperature ranging from about 1100° C. to about 1300° C. for a time period ranging from about 10 minutes to about 120 minutes for the standard furnace process or a time period ranging from about 15 seconds to about 120 seconds for the rapid thermal anneal process.
- It is believed that the resulting annealed wafer may have less than about 100 front surface defects, such as crystal oriented front surface defects, of 0.09 microns or larger, many of those defects being particle defects rather than front surface defects. In an exemplary embodiment, the annealed wafer has less than about 25 front surface defects of 0.09 microns or larger.
- In an optional embodiment of the present invention the wafer may be polished, whether it be rough polished or mirror polished after it has been annealed. In another embodiment the wafer is rough polished or mirror polished before it has been annealed. It is believed that after the wafer has been annealed that the wafer surface will approach its original atomically flat state.
- After annealing the wafer in
step 150, the annealed wafer may be inspected to determine whether it is suitable for another testing procedure, in astep 160. This inspection, as is appreciated, might be based upon the number of defects remaining on the wafer of a certain size, the thickness of the wafer, as well as other criteria. If it is determined that the anneal adequately recycled/reclaimed the wafer and that the wafer is suitable for another testing procedure, in astep 170 the process flow would return to step 120. Alternatively, if it is determined that the anneal did not adequately recycle/reclaim the wafer and that the wafer is not suitable for another testing procedure, or that the wafer is not suitable for another testing procedure for another reason, the process flow would return to step 140 assuming the wafer thickness was sufficient or move to step 180 if the wafer thickness were not sufficient, where the wafer would be discontinued for testing purposes. For example, depending on the number of testing procedures the wafer has already undergone, its thickness might be reduced to such a level that it is impractical to be reused. After the wafer is discontinued instep 180, the process would finish instep 185. - It is quite conceivable that the manufacturing process might return to
steps - Although the present invention has been described in detail, those skilled in the art should understand that they can make various changes, substitutions and alterations herein without departing from the spirit and scope of the invention in its broadest form.
Claims (20)
1. A method for recycling/reclaiming a monitor wafer, comprising:
providing a monitor wafer having a number of front surface defects thereon;
annealing the monitor wafer in a presence of an inert gas to correct one or more of the number of front surface defects.
2. The method as recited in claim 1 further including removing any integrated circuit films located on the monitor wafer prior to annealing the monitor wafer.
3. The method as recited in claim 2 wherein removing any integrated circuit films includes chemically etching the monitor wafer.
4. The method as recited in claim 2 wherein removing any integrated circuit films includes polishing the monitor wafer.
5. The method as recited in claim 2 wherein removing any integrated circuit films includes chemically etching and polishing the monitor wafer.
6. The method as recited in claim 1 wherein providing a monitor wafer includes providing a monitor wafer produced by a Czochralski method.
7. The method as recited in claim 1 wherein the monitor wafer provided has more than about 500 crystal oriented front surface defects of about 0.09 microns or larger, and wherein the annealed monitor wafer has less than about 100 crystal oriented front surface defects of 0.09 microns or larger.
8. The method as recited in claim 1 , wherein annealing the monitor wafer includes annealing the monitor wafer using a rapid thermal anneal or furnace anneal process.
9. The method as recited in claim 1 wherein annealing the monitor wafer includes annealing the monitor wafer using a temperature of greater than about 1000° C. for a time ranging from about 10 minutes to about 120 minutes for a standard thermal process or a time ranging from about 15 seconds to about 240 seconds for a rapid thermal anneal process.
10. The method as recited in claim 1 wherein the inert gas comprises deuterium.
11. The method as recited in claim 1 wherein the inert gas comprises a gas selected from the group consisting of hydrogen, argon, or any combination thereof.
12. The method as recited in claim 1 wherein the front surface defects are crystal originated pits caused by the formation or testing of one or more integrated circuit films on the monitor wafer.
13. The method as recited in claim 1 further including polishing the monitor wafer after annealing it.
14. A method for testing a manufacturing process, comprising:
providing a monitor wafer;
forming one or more integrated circuit films on the monitor wafer and testing the one or more integrated circuit films, the process of forming or testing the one or more integrated circuit films on the monitor wafer causing the monitor wafer to have a number of front surface defects thereon;
annealing the monitor wafer in a presence of an inert gas to correct one or more of the number of front surface defects, and thereby recycling/reclaiming the monitor wafer.
15. The method as recited in claim 14 further including removing the one or more integrated circuit films located on the monitor wafer prior to annealing the monitor wafer.
16. The method as recited in claim 14 wherein providing a monitor wafer includes providing a monitor wafer produced by a Czochralski method.
17. The method as recited in claim 14 wherein the monitor wafer provided has more than about 500 crystal oriented front surface defects of about 0.09 microns or larger, and wherein the annealed monitor wafer has less than about 100 crystal oriented front surface defects of 0.09 microns or larger.
18. The method as recited in claim 14 wherein annealing the monitor wafer includes annealing the monitor wafer using a temperature of greater than about 1000° C. for a time ranging from about 10 minutes to about 120 minutes for a standard thermal process or a time ranging from about 15 seconds to about 240 seconds for a rapid thermal anneal process.
19. The method as recited in claim 14 wherein the inert gas comprises deuterium.
20. The method as recited in claim 14 further including forming one or more integrated circuit films on the monitor wafer and then annealing the monitor wafer, up to about 50 times before discarding the monitor wafer.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/885,270 US20060009011A1 (en) | 2004-07-06 | 2004-07-06 | Method for recycling/reclaiming a monitor wafer |
US12/621,393 US7955956B2 (en) | 2004-07-06 | 2009-11-18 | Method for recycling/reclaiming a monitor wafer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/885,270 US20060009011A1 (en) | 2004-07-06 | 2004-07-06 | Method for recycling/reclaiming a monitor wafer |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/621,393 Continuation US7955956B2 (en) | 2004-07-06 | 2009-11-18 | Method for recycling/reclaiming a monitor wafer |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060009011A1 true US20060009011A1 (en) | 2006-01-12 |
Family
ID=35541916
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/885,270 Abandoned US20060009011A1 (en) | 2004-07-06 | 2004-07-06 | Method for recycling/reclaiming a monitor wafer |
US12/621,393 Active US7955956B2 (en) | 2004-07-06 | 2009-11-18 | Method for recycling/reclaiming a monitor wafer |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/621,393 Active US7955956B2 (en) | 2004-07-06 | 2009-11-18 | Method for recycling/reclaiming a monitor wafer |
Country Status (1)
Country | Link |
---|---|
US (2) | US20060009011A1 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080073570A1 (en) * | 2006-07-10 | 2008-03-27 | Yu-Hsien Chen | Method of repeatedly using a control wafer to monitor treatments |
CN101383269A (en) * | 2008-08-28 | 2009-03-11 | 北大方正集团有限公司 | Recycling method of monitoring tablet |
US20090233447A1 (en) * | 2008-03-11 | 2009-09-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Control wafer reclamation process |
US20100056410A1 (en) * | 2006-09-25 | 2010-03-04 | Advanced Technology Materials, Inc. | Compositions and methods for the removal of photoresist for a wafer rework application |
US7851374B2 (en) | 2007-10-31 | 2010-12-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Silicon wafer reclamation process |
US7960328B2 (en) | 2005-11-09 | 2011-06-14 | Advanced Technology Materials, Inc. | Composition and method for recycling semiconductor wafers having low-k dielectric materials thereon |
US20150022654A1 (en) * | 2013-07-22 | 2015-01-22 | Applied Materials Israel Ltd. | Closed-loop automatic defect inspection and classification |
US9607233B2 (en) | 2012-04-20 | 2017-03-28 | Applied Materials Israel Ltd. | Classifier readiness and maintenance in automatic defect classification |
US20170107638A1 (en) * | 2015-10-15 | 2017-04-20 | Zing Semiconductor Corporation | Method for forming monocrystalline silicon ingot and wafer |
US9715723B2 (en) | 2012-04-19 | 2017-07-25 | Applied Materials Israel Ltd | Optimization of unknown defect rejection for automatic defect classification |
US9831088B2 (en) | 2010-10-06 | 2017-11-28 | Entegris, Inc. | Composition and process for selectively etching metal nitrides |
US10043264B2 (en) | 2012-04-19 | 2018-08-07 | Applied Materials Israel Ltd. | Integration of automatic and manual defect classification |
CN109559972A (en) * | 2017-09-27 | 2019-04-02 | 苏州能讯高能半导体有限公司 | Silicon carbide substrates recovery method, silicon carbide substrates and recovery system |
CN112404100A (en) * | 2020-11-03 | 2021-02-26 | 福建晶安光电有限公司 | Recovery process of filter substrate |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104157587A (en) * | 2014-08-08 | 2014-11-19 | 上海华力微电子有限公司 | Shape testing piece and forming method thereof |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5502331A (en) * | 1993-02-23 | 1996-03-26 | Kabushiki Kaisha Toshiba | Semiconductor substrate containing bulk micro-defect |
US5744401A (en) * | 1995-03-24 | 1998-04-28 | Toshiba Ceramics Co., Ltd. | Silicon wafer manufacturing method eliminating final mirror-polishing step |
US5817174A (en) * | 1995-12-15 | 1998-10-06 | Kabushiki Kaisha Toshiba | Semiconductor substrate and method of treating semiconductor substrate |
US5931662A (en) * | 1996-06-28 | 1999-08-03 | Sumitomo Sitix Corporation | Silicon single crystal wafer annealing method and equipment and silicon single crystal wafer and manufacturing method related thereto |
US6146911A (en) * | 1998-03-19 | 2000-11-14 | Kabushiki Kaisha Toshiba | Semiconductor wafer and method of manufacturing the same |
US6376395B2 (en) * | 2000-01-11 | 2002-04-23 | Memc Electronic Materials, Inc. | Semiconductor wafer manufacturing process |
US6517632B2 (en) * | 2000-01-17 | 2003-02-11 | Toshiba Ceramics Co., Ltd. | Method of fabricating a single crystal ingot and method of fabricating a silicon wafer |
US6531416B1 (en) * | 1997-10-30 | 2003-03-11 | Shin-Etsu Handotai Co., Ltd. | Method for heat treatment of silicon wafer and silicon wafer heat-treated by the method |
US6547647B2 (en) * | 2001-04-03 | 2003-04-15 | Macronix International Co., Ltd. | Method of wafer reclaim |
US6551398B2 (en) * | 1997-12-17 | 2003-04-22 | Shin-Etsu Handotai Co., Ltd. | Heat treatment method for a silicon monocrystal wafer and a silicon monocrystal wafer |
US6645834B2 (en) * | 2000-11-09 | 2003-11-11 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing annealed wafer and annealed wafer |
US6878645B2 (en) * | 2000-07-13 | 2005-04-12 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing silicon wafer |
US6902618B2 (en) * | 2001-06-15 | 2005-06-07 | Shin-Etsu Handotai Co., Ltd. | Silicon single crystal wafer having void denuded zone on the surface and diameter of above 300 mm and its production method |
US7008874B2 (en) * | 2000-12-19 | 2006-03-07 | Memc Electronics Materials, Inc. | Process for reclaiming semiconductor wafers and reclaimed wafers |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW248612B (en) * | 1993-03-31 | 1995-06-01 | Siemens Ag |
-
2004
- 2004-07-06 US US10/885,270 patent/US20060009011A1/en not_active Abandoned
-
2009
- 2009-11-18 US US12/621,393 patent/US7955956B2/en active Active
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5502331A (en) * | 1993-02-23 | 1996-03-26 | Kabushiki Kaisha Toshiba | Semiconductor substrate containing bulk micro-defect |
US5744401A (en) * | 1995-03-24 | 1998-04-28 | Toshiba Ceramics Co., Ltd. | Silicon wafer manufacturing method eliminating final mirror-polishing step |
US5817174A (en) * | 1995-12-15 | 1998-10-06 | Kabushiki Kaisha Toshiba | Semiconductor substrate and method of treating semiconductor substrate |
US6010797A (en) * | 1995-12-15 | 2000-01-04 | Kabushiki Kaisha Toshiba | Semiconductor substrate and method of treating semiconductor substrate |
US5931662A (en) * | 1996-06-28 | 1999-08-03 | Sumitomo Sitix Corporation | Silicon single crystal wafer annealing method and equipment and silicon single crystal wafer and manufacturing method related thereto |
US6074479A (en) * | 1996-06-28 | 2000-06-13 | Sumitomo Metal Industries Ltd. | Silicon single crystal wafer annealing method and equipment, and silicon single crystal wafer and manufacturing method related thereto |
US6531416B1 (en) * | 1997-10-30 | 2003-03-11 | Shin-Etsu Handotai Co., Ltd. | Method for heat treatment of silicon wafer and silicon wafer heat-treated by the method |
US6551398B2 (en) * | 1997-12-17 | 2003-04-22 | Shin-Etsu Handotai Co., Ltd. | Heat treatment method for a silicon monocrystal wafer and a silicon monocrystal wafer |
US6146911A (en) * | 1998-03-19 | 2000-11-14 | Kabushiki Kaisha Toshiba | Semiconductor wafer and method of manufacturing the same |
US6376395B2 (en) * | 2000-01-11 | 2002-04-23 | Memc Electronic Materials, Inc. | Semiconductor wafer manufacturing process |
US6517632B2 (en) * | 2000-01-17 | 2003-02-11 | Toshiba Ceramics Co., Ltd. | Method of fabricating a single crystal ingot and method of fabricating a silicon wafer |
US6878645B2 (en) * | 2000-07-13 | 2005-04-12 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing silicon wafer |
US6645834B2 (en) * | 2000-11-09 | 2003-11-11 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing annealed wafer and annealed wafer |
US7008874B2 (en) * | 2000-12-19 | 2006-03-07 | Memc Electronics Materials, Inc. | Process for reclaiming semiconductor wafers and reclaimed wafers |
US6547647B2 (en) * | 2001-04-03 | 2003-04-15 | Macronix International Co., Ltd. | Method of wafer reclaim |
US6902618B2 (en) * | 2001-06-15 | 2005-06-07 | Shin-Etsu Handotai Co., Ltd. | Silicon single crystal wafer having void denuded zone on the surface and diameter of above 300 mm and its production method |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7960328B2 (en) | 2005-11-09 | 2011-06-14 | Advanced Technology Materials, Inc. | Composition and method for recycling semiconductor wafers having low-k dielectric materials thereon |
US8642526B2 (en) | 2005-11-09 | 2014-02-04 | Advanced Technology Materials, Inc. | Composition and method for recycling semiconductor wafers having low-k dielectric materials thereon |
US20080073570A1 (en) * | 2006-07-10 | 2008-03-27 | Yu-Hsien Chen | Method of repeatedly using a control wafer to monitor treatments |
US20100056410A1 (en) * | 2006-09-25 | 2010-03-04 | Advanced Technology Materials, Inc. | Compositions and methods for the removal of photoresist for a wafer rework application |
US7851374B2 (en) | 2007-10-31 | 2010-12-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Silicon wafer reclamation process |
US8696930B2 (en) | 2007-10-31 | 2014-04-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Silicon wafer reclamation process |
US20090233447A1 (en) * | 2008-03-11 | 2009-09-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Control wafer reclamation process |
US20110223767A1 (en) * | 2008-03-11 | 2011-09-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Control wafer reclamation process |
CN101383269A (en) * | 2008-08-28 | 2009-03-11 | 北大方正集团有限公司 | Recycling method of monitoring tablet |
US9831088B2 (en) | 2010-10-06 | 2017-11-28 | Entegris, Inc. | Composition and process for selectively etching metal nitrides |
US9715723B2 (en) | 2012-04-19 | 2017-07-25 | Applied Materials Israel Ltd | Optimization of unknown defect rejection for automatic defect classification |
US10043264B2 (en) | 2012-04-19 | 2018-08-07 | Applied Materials Israel Ltd. | Integration of automatic and manual defect classification |
US9607233B2 (en) | 2012-04-20 | 2017-03-28 | Applied Materials Israel Ltd. | Classifier readiness and maintenance in automatic defect classification |
KR20150011329A (en) * | 2013-07-22 | 2015-01-30 | 어플라이드 머티리얼즈 이스라엘 리미티드 | Closed-loop automatic defect inspection and classification |
KR102340791B1 (en) | 2013-07-22 | 2021-12-17 | 어플라이드 머티리얼즈 이스라엘 리미티드 | Closed-loop automatic defect inspection and classification |
US10901402B2 (en) | 2013-07-22 | 2021-01-26 | Applied Materials Israel, Ltd. | Closed-loop automatic defect inspection and classification |
US10114368B2 (en) * | 2013-07-22 | 2018-10-30 | Applied Materials Israel Ltd. | Closed-loop automatic defect inspection and classification |
US20150022654A1 (en) * | 2013-07-22 | 2015-01-22 | Applied Materials Israel Ltd. | Closed-loop automatic defect inspection and classification |
TWI618162B (en) * | 2013-07-22 | 2018-03-11 | 應用材料以色列公司 | Closed-loop automatic defect inspection and classification |
US20190121331A1 (en) * | 2013-07-22 | 2019-04-25 | Applied Materials Israel Ltd. | Closed-loop automatic defect inspection and classification |
US20170107638A1 (en) * | 2015-10-15 | 2017-04-20 | Zing Semiconductor Corporation | Method for forming monocrystalline silicon ingot and wafer |
KR101865467B1 (en) * | 2015-10-15 | 2018-06-07 | 징 세미콘덕터 코포레이션 | Method for forming monocrystalline silicon ingot and wafer |
CN106591939A (en) * | 2015-10-15 | 2017-04-26 | 上海新昇半导体科技有限公司 | Monocrystalline silicon ingot and wafer forming method |
KR20170044576A (en) * | 2015-10-15 | 2017-04-25 | 징 세미콘덕터 코포레이션 | Method for forming monocrystalline silicon ingot and wafer |
CN109559972A (en) * | 2017-09-27 | 2019-04-02 | 苏州能讯高能半导体有限公司 | Silicon carbide substrates recovery method, silicon carbide substrates and recovery system |
CN112404100A (en) * | 2020-11-03 | 2021-02-26 | 福建晶安光电有限公司 | Recovery process of filter substrate |
Also Published As
Publication number | Publication date |
---|---|
US7955956B2 (en) | 2011-06-07 |
US20100144065A1 (en) | 2010-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7955956B2 (en) | Method for recycling/reclaiming a monitor wafer | |
US5478408A (en) | SOI substrate and manufacturing method therefor | |
US6376335B1 (en) | Semiconductor wafer manufacturing process | |
JP2014508405A5 (en) | ||
US7276427B2 (en) | Method for manufacturing SOI wafer | |
US5705423A (en) | Epitaxial wafer | |
US5946543A (en) | Semiconductor wafer evaluating method and semiconductor device manufacturing method | |
US7517706B2 (en) | Method for evaluating quality of semiconductor substrate and method for manufacturing semiconductor substrate | |
US7699997B2 (en) | Method of reclaiming silicon wafers | |
US6384415B1 (en) | Method of evaluating quality of silicon wafer and method of reclaiming the water | |
US20190170661A1 (en) | Method of identifying defect regions in wafer | |
US5943549A (en) | Method of evaluating silicon wafers | |
JPH07235534A (en) | Manufacture of silicon wafer | |
US5990022A (en) | Method of evaluating a silicon wafer | |
JP3896919B2 (en) | Method for evaluating Ni contamination of silicon wafer | |
JP4257080B2 (en) | Defect detection method for silicon wafer | |
EP1970949B1 (en) | Method of manufacturing bonded wafer | |
Moriceau et al. | A new characterization process used to qualify SOI films | |
JP5584959B2 (en) | Silicon wafer manufacturing method | |
KR100211648B1 (en) | Method for generating semiconductor wafer | |
Xu et al. | 40nm Backside Optimization and Improvement | |
US20120037191A1 (en) | Cleaning sequence for oxide quality monitoring short-loop semiconductor wafer | |
JP2002134520A (en) | Method for using mirror-surface silicon wafer | |
JP2005159013A (en) | Inspecting method of silicon single crystal, manufacturing method of silicon wafer and manufacturing method of epitaxial wafer | |
JPH10112486A (en) | Method of measuring oxide film dielectric strength of semiconductor wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUCHER, BRADLEY D.;CARR, COLIN L.;REEL/FRAME:015993/0289;SIGNING DATES FROM 20040928 TO 20041108 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |