US20060008759A1 - Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device - Google Patents
Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device Download PDFInfo
- Publication number
- US20060008759A1 US20060008759A1 US11/224,713 US22471305A US2006008759A1 US 20060008759 A1 US20060008759 A1 US 20060008759A1 US 22471305 A US22471305 A US 22471305A US 2006008759 A1 US2006008759 A1 US 2006008759A1
- Authority
- US
- United States
- Prior art keywords
- heating
- circuit
- blocks
- tape
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/008—Soldering within a furnace
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7565—Means for transporting the components to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8121—Applying energy for connecting using a reflow oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3494—Heating methods for reflowing of solder
Definitions
- the present invention relates to an apparatus for manufacturing an electronic device, a method of manufacturing an electronic device, and a program for manufacturing an electronic device, which are specifically applicable to a solder reflow process by which electronic components are mounted on a tape substrate.
- a process for mounting for example semiconductor chips on a circuit substrate of a COF (Chip On Film) module, a TAB (Tape Automated Bonding) module, and others, by a reflow method.
- COF Chip On Film
- TAB Tape Automated Bonding
- FIG. 8 is a view illustrating the conventional method of manufacturing an electronic device.
- the reflow method in the reflow process can employ an air-heating method using the hot-air circulating method, a lamp heating method, a far infrared ray method and others.
- the semiconductor chip When terminals of the semiconductor chip are bonded onto the wires of the circuit substrate by means of melting the solder paste, the semiconductor chip is fixed on the circuit substrate by means of cooling in the cooling zone 114 .
- the cooling zone 114 a method of circulating low temperature air has been studied.
- the reflow process when the reflow process is carried out on the tape substrate 101 , the reflow process may be carried out on a tape substrate 101 in which circuit substrates having different product pitches are arranged.
- the product pitch means a mounting interval of ICs and the like mounted on the circuit substrates.
- the processing time in each heater zone 111 to 113 corresponds to each product pitch.
- spot heating may be carried out in correspondence with each product pitch by employing a laser heating method, but since the heating process using laser heating is partial, the heating cannot be carried out on several units simultaneously.
- an object of the present invention is to provide an apparatus for manufacturing an electronic device, a method of manufacturing an electronic device and a program for manufacturing an electronic device in which a reflow process can be carried out on several units and improved productivity can be accomplished.
- an apparatus for manufacturing an electronic device comprises: a heat generating means for raising a temperature of an area to be heated by controlling a distance to the area of a continuous body to be heated, in which an electronic component mounting area is provided on every circuit block; and a position control means for controlling a position of the heat generating means on the basis of a product pitch of the area to be heated.
- the heat generating means raises the temperature of the area to be heated by approaching or contacting at least a part of the area of the continuous body to be heated.
- the shielding structure of the hot-air circulating method or the light-shielding structure of the lamp heating method or the far infrared ray method is not required, and therefore it is possible to reduce the space needed.
- the heat generating means has a plurality of contact areas having different predetermined temperatures, and the heat generating means raises the temperature of the area to be heated step-by-step by sequentially contacting the contact areas with the area to be heated.
- the heat generating means sequentially approach the area to be heated, it is possible to rapidly raise the temperature of the circuit block step-by-step and to shorten the tact time in transporting while preventing the sudden variation in temperature of the area to be heated. For this reason, it is possible to align the transport tact in the solder applying process or in the mounting process and the transport tact in the reflow process while suppressing the deterioration in quality in the reflow process and to carry out the solder applying process, the mounting process of the electronic components and the reflow process simultaneously.
- the heat generating means has a plurality of contact areas having different lengths corresponding to a plurality of product pitches, and the contact areas are selected in correspondence with the product pitches.
- the plurality of contact areas having different predetermined temperatures are arranged in parallel along a transport direction of the continuous body.
- an apparatus for manufacturing an electronic device further comprises temperature lowering means for lowering the temperature of the area to be heated which was raised by the heat generating means.
- the temperature lowering means comprises an area having a temperature lower than that of the heat generating means, and the temperature lowering means lowers the temperature of the area to be heated by contacting the lower temperature area with at least a part of the area of the continuous body to be heated.
- the lower temperature area has a plurality of contact areas having different lengths corresponding to the plurality of product pitches, and the temperature lowering means selects the contact areas in correspondence to the product pitches.
- a method of manufacturing an electronic device comprises steps of: controlling a position of a heat generating means on the basis of a product pitch of an area of a continuous body to be heated, in which an electronic component mounting area is provided on every circuit block; and raising a temperature of the area to be heated by controlling a distance between the heat generating means and the area to be heated.
- a method of manufacturing an electronic device further comprises a step of adjusting the length of the heat generating means so that it corresponds to the product pitch.
- a method of manufacturing an electronic device further comprises a step of lowering the temperature of the area to be heated by contacting at least a part of the area to be heated which was raised by the heat generating means, with an area having a temperature lower than that of the heat generating means.
- the shielding structure of the hot-air circulating method or the light-shielding structure of the lamp heating method or the far infrared ray method is not required, and therefore it is possible to reduce the space needed.
- a program for manufacturing an electronic device allows a computer to carry out the steps of: setting the product pitches of an area of a continuous body to be heated, in which an electronic component mounting area is provided on every circuit block; and raising the temperature of the area to be heated by controlling a distance to the area to be heated on the basis of the product pitch of the area to be heated.
- FIG. 1 is a view illustrating a method of manufacturing an electronic device according to a first embodiment of the present invention.
- FIGS. 2 ( a )- 2 ( c ) are views illustrating a method of manufacturing an electronic device according to a second embodiment of the present invention.
- FIG. 3 is a view illustrating a method of manufacturing an electronic device according to a third embodiment of the present invention.
- FIG. 4 is a view illustrating a temperature profile in the reflow process of FIG. 3 .
- FIG. 5 is a view illustrating an apparatus for manufacturing an electronic device according to a fourth embodiment of the present invention.
- FIGS. 6 ( a )- 6 ( f ) are views illustrating the reflow process of FIG. 5 .
- FIG. 7 is a flow chart illustrating the reflow process of FIG. 5 .
- FIG. 8 is a view illustrating a conventional method of manufacturing an electronic device.
- FIG. 1 is a view illustrating a method for manufacturing an electronic device in accordance with a first embodiment of the present invention.
- a solder applying zone 2 , a mounting zone 3 , and a reflow zone 4 are sequentially aligned in the transport direction of a tape substrate 11 between a loader 1 and an unloader 5 .
- each circuit block B 1 to B 3 is provided with circuit substrates 11 a to 11 c .
- Each wiring 12 a to 12 c is formed on each circuit substrate 11 a to 11 c , the terminal portions of the wirings 12 a to 12 c are exposed, and each insulating film 13 a to 13 c is formed on each wiring 12 a to 12 c.
- the tape substrate 11 on which the circuit substrates 11 a to 11 c having predetermined lengths are arranged in a line, extends between an unwinding reel 1 a and a take-up reel 5 a .
- a solder non-applied zone of tape substrate 11 is carried to the solder applying zone 2 provided between the loader 1 and the unloader 5
- a solder applying-finished zone of tape substrate 11 is carried to a mounting zone 3 which is arranged in parallel with the solder applying zone 2
- the mounting-finished area of the tape substrate 11 is carried to a reflow zone 4 which is arranged in parallel with the mounting zone 3 .
- solder applying zone 2 a solder paste 14 a is printed on the circuit substrate 11 a , and in the mounting zone 3 , a semiconductor chip 15 b is mounted on the circuit substrate 11 b on which the solder paste 14 b is printed, and in the reflow zone 4 , a reflow process for the circuit substrate 11 c where a semiconductor chip 15 c is mounted is performed so that the semiconductor chip 15 c is fixed on the circuit substrate 11 c through a solder paste 14 c.
- the tape substrate 11 is cut into the respective circuit blocks B 1 to B 3 of the tape substrate 11 in a cutting zone 6 .
- Each cut circuit block B 1 to B 3 is then moved into a resin sealing zone 7 .
- a sealing resin 16 c is applied to the circumferential portions of the semiconductor chip 1 c so that the circuit block B 3 can be resin-sealed.
- the tape substrate 11 is only carried once between the unwinding reel 1 a and take-up reel 5 a making it possible to complete the solder applying process, the mounting process, and the reflow process for the circuit substrates 11 a to 11 c . It is also possible to simultaneously perform the solder applying process, the mounting process, and the reflow process for different circuit substrates 11 a to 11 c , and it is possible to raise production efficiency.
- the size of the solder applying zone printed in the solder applying zone 2 can be changed to correspond to the product pitches.
- the position of the reflow zone 4 can be changed to correspond to the product pitch.
- FIG. 2 is a side view illustrating an apparatus for manufacturing an electronic device in accordance with a second embodiment of the present invention.
- a reflow furnace 31 is supported by a supporting stand 32 having a rail 33 .
- the heating process and the cooling process are performed for the circuit substrate as a body to be heated, which is placed in a line on the tape substrate 21 in the reflow process performed after the soldering process and the mounting process.
- the reflow furnace 31 is provided with heater zones 41 to 44 which raise the temperature of the circuit substrate step-by-step and a cooling zone 45 which performs a cooling process to lower the temperature of the circuit substrate.
- the reflow furnace 31 can simultaneously or separately perform the above process for a plurality of the circuit substrates which are placed in a line on the tape substrate 21 .
- the reflow furnace 31 can be moved on the rail 33 of the supporting stand 32 in either direction of double headed arrow a-b.
- the direction of arrow a-b is along the transport direction of the tape substrate 21 .
- the reflow furnace 31 can be moved along the direction of arrow a-b so that the heater zones 41 to 44 and the cooling zone 45 can be set at the position matching the product pitches of the circuit substrate.
- FIG. 3 is a view illustrating a method for manufacturing an electronic device in accordance with a third embodiment of the present invention and FIG. 4 is a view illustrating a temperature profile of the reflow process of FIG. 3 .
- the reflow furnace 61 can be moved along a transport direction of a tape substrate 50 , and the reflow furnace 61 is provided with heater zones 71 to 74 and a cooling zone 75 .
- a circuit substrate 51 is placed in a line on the tape substrate 50 as a continuous body which is carried along the right arrow direction in a predetermined tact.
- a solder paste 54 is attached on a wiring 52 in the soldering process before the reflow process.
- an adhesive such as ACF can be attached on the wiring 52 by means of a transfer method.
- Reference numeral 54 indicates an insulating film.
- the semiconductor chip 55 is mounted on the circuit substrate 51 through the solder paste 54 .
- the heater zones 71 to 74 and the cooling zone 75 of the reflow furnace 61 are provided with heating blocks 71 a to 71 c , 72 a to 72 c , 73 a to 73 c , and 74 a to 74 c and cooling blocks 75 a to 75 c which are matched to the product pitches of the circuit substrate 51 , respectively.
- the product pitches are referred to as a mounting interval of ICs mounted on the circuit substrate 51 , for example n (an integer) times 4.75 mm.
- the product pitch of 4.75 ⁇ x corresponds to the heating blocks 71 a , 72 a , 73 a , and 74 a
- the cooling block 75 a the product pitch of 4.75 ⁇ y corresponds to the heating blocks 71 b , 72 b , 73 b , and 74 b
- the product pitch of 4.75 ⁇ z corresponds to the heating blocks 71 c , 72 c , 73 c , and 74 c
- the cooling block 75 c corresponds to the heating blocks 71 c , 72 c , 73 c , and 74 c
- the heating blocks 71 a to 71 c , 72 a to 72 c , 73 a to 73 c , and 74 a to 74 c and the cooling blocks 75 a to 75 c are independently moved upward and downward relative to the circuit substrate 51 by means of a driving mechanism (not shown).
- the heating blocks 71 a , 72 a , 73 a , and 74 a , and the cooling block 75 a are matched to the product pitches of the circuit substrate 51 , the heating blocks 71 a , 72 a , 73 a , and 74 a , and the cooling block 75 a are moved upward by means of the driving mechanism (not shown), and then contact the circuit substrate 51 having a predetermined block length of the tape substrate 50 to perform the heating process or the cooling process.
- any of the heating blocks 71 a to 71 c , 72 a to 72 c , 73 a to 73 c , and 74 a to 74 c and the cooling blocks 75 a to 75 c contact the circuit substrate having the predetermined block length of the tape substrate 50 during the predetermined time to finish the heating process or the cooling process, it is moved downward and separated from the tape substrates 50 .
- Such upward and downward movements of any of the heating blocks 71 a to 71 c , 72 a to 72 c , 73 a to 73 c , and 74 a to 74 c and the cooling blocks 75 a to 75 c and the transporting of the tape substrate 50 in the right arrow direction sequentially affect the preheating, the peak heating, and the cooling of the circuit substrate 51 .
- the heating blocks 71 a to 71 c preheat the tape substrate 50 , as shown by the solid line in region ( 1 ) of FIG. 4 .
- the heating blocks 72 a to 72 c preheat the tape substrate 50 , as shown by the solid line in region ( 2 ) of FIG. 4 .
- the heating blocks 73 a to 73 c preheat the tape substrate 50 , as shown by the solid line in region ( 3 ) of FIG. 4 .
- the heating blocks 74 a to 74 c peak heat the tape substrate 50 to a solder melting temperature+ ⁇ , as shown by the solid line in region ( 4 ) of FIG. 4 .
- the cooling blocks 75 a to 75 c lower the temperature of the tape substrate 50 , as shown by the solid line in region ( 5 ) of FIG. 4 .
- the heater zones 71 to 74 and the cooling zone 75 perform the heating process or the cooling process for the circuit substrate 51 having the predetermined block length of the tape substrate 50 .
- the reflow furnace 61 slides along the transport direction of the tape substrate 50 , and the heating blocks 71 a , 72 a , 73 a , and 74 a , and the cooling block 75 a are fixed to the positions corresponding to the product pitches of the circuit substrate 51 .
- the heating blocks 71 a , 72 a , 73 a , and 74 a , and the cooling block 75 a are moved upward to contact the tape substrate 50 .
- the heating block 71 a for the circuit substrate 51 of the predetermined block length of the tape substrate 50 is contacted for a predetermined time to perform the heating process.
- the preheating as shown by the solid line in region ( 1 ) of FIG. 4 is applied to the circuit substrate 51 .
- the heating block 71 a contacts the circuit substrate 51 to perform the heating process only for the predetermined time
- the circuit substrate 51 downstream of the tape substrate 50 is contacted with the heating blocks 72 a , 73 a , and 74 a and cooling block 75 a and the preheat, the peak heat and the cooling as indicated by the solid line in regions ( 2 ) to ( 5 ) of FIG. 4 are applied to the circuit substrate 51 downstream of the tape substrate 50 .
- the preheat, the peak heat, and the cooling can be simultaneously applied to the plurality of circuit substrates 51 which are placed in a line on the tape substrate 50 by means of the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a so that it is possible to enhance production efficiency.
- the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a are separated from the tape substrate 50 .
- the tape substrate 50 is carried along the right arrow direction.
- the transport stroke is matched to the circuit substrate 51 of the predetermined block length of the tape substrate 50 . If the circuit substrate 51 , which had its heating process completed by means of the heating block 71 a , reaches the position of the heating block 72 a , the transporting of the tape substrate 50 is stopped, the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a are moved upward again.
- the heating block 72 a is contacted with the circuit substrate 51 of the predetermined block length of the tape substrate 50 for a predetermined time to perform the heating process.
- the preheating as shown by the solid line in region ( 2 ) of FIG. 4 is applied to the circuit substrate 51 .
- the circuit substrate 51 upstream of the tape substrate 50 is contacted with the heating block 71 a so that the preheating as shown by the solid line in region ( 1 ) of FIG. 4 is applied to the circuit substrate 51 upstream of the tape substrate 50 and the circuit substrate 51 downstream of the tape substrate 50 is contacted with the heating blocks 73 a and 74 a , and the cooling block 75 a so that the peak heating and the cooling as shown by the solid lines in regions ( 3 ) to ( 5 ) of FIG. 4 are applied to the circuit substrate 51 downstream of the tape substrate 50 .
- the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a are separated from the tape substrate 50 .
- the tape substrate 50 is carried along the right arrow direction. If the circuit substrate 51 reaches the position of the heating block 73 a after completion of the heating process by means of the heating block 72 a , the transporting of the tape substrate 50 along the right arrow direction is stopped, and the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a are moved upward again.
- the heating block 73 a for the circuit substrate 51 of the predetermined block length of the tape substrate 50 is contacted for a predetermined time to perform the heating process.
- the preheating as shown by the solid line in region ( 3 ) of FIG. 4 is applied to the circuit substrate 51 .
- the circuit substrate 51 upstream of the tape substrate 50 is contacted with the heating blocks 71 a and 72 a so that the preheatings as shown by the solid lines in regions ( 1 ) and ( 2 ) of FIG. 4 are applied to the circuit substrate 51 upstream of the tape substrate 50 and the circuit substrate 51 downstream of the tape substrate 50 is contacted with the heating block 74 a and the cooling block 75 a so that the peak heating and cooling as shown by the solid lines in regions ( 4 ) to ( 5 ) of FIG. 4 are applied to the circuit substrate 51 downstream of the tape substrate 50 .
- the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a are separated from the tape substrate 50 .
- the tape substrate 50 is carried along the right arrow direction. If the circuit substrate 51 reaches the position of the heating block 74 a after the heating process has been completed by means of the heating block 73 a , the transporting of the tape substrate 50 along the right arrow direction is stopped, and the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a are moved upward again.
- the heating block 74 a is contacted with the circuit substrate 51 of the predetermined block length of the tape substrate 50 for a predetermined time to perform the heating process.
- the peak heating as shown by the solid line in region ( 4 ) of FIG. 4 is applied to the circuit substrate 51 so that the soldering paste melts, and then the semiconductor chip 55 is attached on the wiring 52 of the circuit substrate 51 .
- the circuit substrate 51 upstream of the tape substrate 50 is contacted with the heating blocks 71 a , 72 a , and 73 a so that the preheatings as shown by the solid lines in regions ( 1 ) to ( 3 ) of FIG. 4 are applied to the circuit substrate 51 upstream of the tape substrate 50 .
- the circuit substrate 51 downstream of the tape substrate 50 is contacted with the cooling block 75 a so that the cooling shown by the solid line in region ( 5 ) of FIG. 4 is applied to the circuit substrate 51 downstream of the tape substrate 50 .
- the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a are separated from the tape substrate 50 .
- the tape substrate 50 is carried along the right arrow direction. If the circuit substrate 51 reaches the position of the heating block 75 a after the heating process by means of the heating block 74 a has been completed, the transporting of the tape substrate 50 along the right arrow direction is stopped, and the heating blocks 71 a , 72 a , 73 a , and 74 a and the cooling block 75 a are moved upward again.
- the cooling block 75 a is contacted with the circuit substrate 51 of the predetermined block length of the tape substrate 50 for a predetermined time to perform the cooling process.
- the temperature of the circuit substrate 51 is lowered as shown by the solid line in region ( 5 ) of FIG. 4 so that the semiconductor chip 55 is fixed on the circuit substrate 51 through the wiring 52 .
- the cooling block 75 a contacts the circuit substrate 51 only for the predetermined time to perform the cooling process
- the circuit substrate 51 upstream of the tape substrate 50 is contacted with the heating blocks 71 a , 72 a , 73 a , and 74 a so that the preheating and the peak heating shown by the solid lines in regions ( 1 ) to ( 4 ) of FIG. 4 are applied to the circuit substrate 51 upstream of the tape substrate 50 .
- the tape substrate 50 is carried along the right arrow direction so that the pre-heating, the peak heating, and the cooling are sequentially applied to the circuit substrate 51 having the predetermined block length, and then the reflow process for the circuit substrate 51 is completed.
- the reflow furnace 61 slides along the transport direction of the tape substrate 50 , and the heating blocks 71 c , 72 c , 73 c , and 74 c , and the cooling block 75 c are fixed to the positions matching the product pitches of the circuit substrate 51 .
- the heating process and the cooling process like the above are applied to the circuit substrate 51 of the predetermined block length of the tape substrate 50 .
- any of the heating blocks 71 a to 71 c , 72 a to 72 c , 73 a to 73 c , and 74 a to 74 c and the cooling blocks 75 a to 75 c that are matched to the product pitches of the circuit substrate 51 are held in the state of being contacted to the tape substrate 50 , the tape substrate 50 is carried in a predetermined tact and the preheating as shown by the solid lines in regions ( 1 ) to ( 3 ) of FIG. 4 and the peak heating shown by the solid lines in regions ( 1 ) to ( 3 ), and ( 4 ) of FIG. 4 may be applied sequentially in the above reflow process.
- the flow furnace 61 is slid along the transport direction of the tape substrate 50 and is fixed to the positions matching the product pitch of the circuit substrate 51 so that any of the heating blocks 71 a to 71 c , 72 a to 72 c , 73 a to 73 c , and 74 a to 74 c and the cooling blocks 75 a to 75 C can be matched to the product pitches of the circuit substrate 51 .
- the present embodiment is described in a case when four heating zones 71 to 74 are provided, the embodiment is not limited only to this arrangement and can be adapted to less or more heating zones.
- each heating zone 71 to 74 is provided with three heating blocks 71 a to 71 c , 72 a to 72 c , 73 a to 73 c , and 74 a to 74 c , however, the embodiment is not limited only to this case and can be adapted to less or more heating blocks.
- FIG. 5 is a prospective view illustrating a schematic construction of an apparatus for manufacturing an electronic device according to the forth embodiment of the present invention.
- circuit blocks 83 are provided in a longitudinal direction on a tape substrate 81 , and electronic component mounting areas are provided on every circuit block 83 .
- Feed holes 82 are provided on both sides of the tape substrate 81 at a predetermined pitch in order to transport the tape substrate 81 .
- the material of the tape substrate 81 may be.
- the electronic components mounted on each circuit block 83 may be, for example, semiconductor chips, chip condensers, resistance devices, coils, connectors, and the like.
- Heating blocks 91 to 94 are consecutively arranged (in parallel) along the transport direction of the tape substrate 81 in the reflow zone of the tape substrates 81 .
- a pressing plate 96 to which at least one protruding portion or projection 97 is provided on a downstream end, is arranged over the heating block 93 , and shutter plates 95 a and 95 b are arranged at the side of the heating blocks 91 to 94 .
- the temperatures of the heating blocks 91 and 92 can be set to be raised sequentially with a range that is lower than the solder melting point, the temperature of the heating block 93 can be set to be higher than the solder melting point, and the temperature of the heating block 94 can be set to be lower than the temperatures of the heating blocks 91 and 92 .
- the heating blocks 91 to 94 and the pressing plate 96 can move independently upstream and downstream, and the shutter plates 95 a and 95 b can move horizontality in the lateral (i.e., short-side) direction of the tape substrate 81 and the heating blocks 91 to 94 .
- the shutter plates 95 a and 95 b , and the pressing plate 96 are supported to be able to slide together along the transport direction of the tape substrate 81 .
- the interval of the protruding portions ( 97 ) provided on the pressing plates 96 may be set to correspond to the length of the circuit blocks 83 .
- Metals, metal compounds, alloy metal, or ceramics can be used as the material for the heating blocks 91 to 94 and the shutter plates 95 a and 95 b .
- Steel, stainless steel, or similar material can be used as the material for the heating blocks 91 to 94 so that it is possible to prevent thermal expansion of the heating blocks 91 to 94 and it is possible to accurately carry the tape substrate 81 to the heating blocks 91 to 94 .
- each heating block 91 to 94 can be set to correspond to the length of the plurality of circuit blocks 83
- the size of the shutter plates 95 a and 95 b can be set to the sum of the size of the four heating blocks 91 to 94 plus the size of the gap between the heating blocks 91 to 94
- the size of the pressing plate 96 can be set to correspond to the size of the heating block 93 . It is not necessary to set the length of each heating block 91 to 94 to n times the size of one circuit block 83 , but it is acceptable to set it this way in order to have some margin.
- the shape of the heating blocks 91 to 94 may be set to flatten the contact surface of the tape substrate 81 , and, for example, the heating blocks 91 to 94 can be constructed in the shape of plate.
- FIGS. 6 ( a )- 6 ( f ) are side views illustrating the reflow process of FIG. 5
- FIG. 7 is a flow chart illustrating the reflow process of FIG. 5 .
- the tape substrate 81 which was subjected to the solder paste printing and the mounting process of the electronic components, is carried on to the heating blocks 91 to 94 (step S 1 in FIG. 7 ).
- the heating blocks 91 to 94 When carrying the tape substrate 81 on the heating blocks 91 to 94 , it is possible to carry the tape substrate 81 while contacting the heating blocks 91 to 94 . By doing so, when the heating blocks 91 to 94 contact the tape substrate 81 in order to heat the tape substrate 81 , it is possible to omit the operation of moving the heating blocks 91 to 94 , and it is possible to reduce the tact time of the reflow process.
- the heating blocks 91 to 94 are constructed in the shape of a plate so that it is possible to carry the tape substrate 81 smoothly while contacting the heating blocks 91 to 94 .
- step S 2 and S 4 in FIG. 7 the carrying of the tape substrate 81 is stopped only for a predetermined time (steps S 2 and S 4 in FIG. 7 ), and the tape substrate 81 is heated by means of each heating block 91 to 94 .
- the heating blocks 91 to 94 are sequentially arranged in parallel along the transport direction of the tape substrate 81 , the temperatures of the heating blocks 91 and 92 are set to be raised sequentially within a temperature range that is lower than the solder melting point, the temperature of the heating block 93 is set to be higher than the solder melting point, and the temperature of the heating block 94 is set to be lower than the temperature of the heating blocks 91 and 92 .
- the preheating process for the circuit block 83 on the heating blocks 91 and 92 it is possible to perform the main heating process (i.e., peak heating) for the circuit block 83 on the heating block 93 , it is possible to perform the cooling process for the circuit block 83 on the heating block 94 and it is possible to perform the preheating, main (peak) heating, and the cooling processes simultaneously for different circuit blocks 83 on the tape substrate 81 .
- main heating process i.e., peak heating
- the cooling process for the circuit block 83 on the heating block 94 it is possible to perform the preheating, main (peak) heating, and the cooling processes simultaneously for different circuit blocks 83 on the tape substrate 81 .
- the tape substrate 81 is stopped on the heating blocks 91 to 94 , a pressing plate 96 moves down on the heating block 93 to press the circuit blocks 83 on the heating block 93 by the projections 97 .
- the interval of the projections 97 may correspond to the length of the circuit blocks 83 so that it is possible to press the circuit blocks 83 within a given boundary of the circuit blocks 83 and it is possible to prevent mechanical damage of electronic devices arranged on the circuit blocks 83 .
- the specific circuit blocks 83 on the tape substrate 81 are sequentially contacted on each heating block 91 to 94 , so that while clearly maintaining the difference of the temperatures at the boundary, it is possible to rapidly raise and drop the temperature of the circuit blocks 83 to rapidly bring the circuit blocks 83 to a setting temperature and it is possible to efficiently perform the reflow process.
- the tape substrate 81 can not be moved until the reflow process for the circuit blocks 83 in the reflow zone 4 is completed.
- the tape substrate 81 contacts the heating blocks 91 to 94 so that it is possible to rapidly bring the temperature of the tape substrate 81 to a setting temperature, and it is possible to rapidly perform the reflow process. For these reasons, even though the solder applying process, the mounting process and the reflow process are performed simultaneously, and the rate is limited in the reflow process, it is possible to prevent the reduction of operating efficiency in the solder applying zone 2 and the mounting zone 3 in FIG. 1 and thus it is possible to enhance production efficiency.
- the plurality of heating blocks 91 to 94 are sequentially arranged (in parallel) along the transport direction of the tape substrate 81 so that it is possible to raise the temperature of the circuit blocks 83 step-by-step without increasing the corresponding time for the reflow process and it is possible to perform the reflow process while suppressing thermal damage.
- the length of the tape substrate 81 carried by one transport tact can be adapted to corresponded to the length of the solder applying area (applied by one transport tact in the solder applying zone 2 in FIG. 1 ). And, the length of the solder applying area for one transport tact can be set to n times the length of one circuit block 83 .
- the plurality of circuit blocks 83 are solder-applied simultaneously by one transport tact so that it is possible to perform the reflow process simultaneously for the plurality of circuit blocks 83 step-by-step, and it is possible to enhance production efficiency without deteriorating product quality.
- the lengths of the heating blocks 91 to 94 may be longer than the length of the solder applied area for one transport tact.
- the maximum value of the length of the solder applied area for one transport tact can be set to 320 mm, and the length of each heating block 91 to 94 can be set to 361 mm.
- one pitch of the feed holes 82 in FIG. 5 can be set to, for example, 4.75 mm, and the length of one circuit block 83 can be changed, for example, within a range of six to fifteen pitches of the feed holes 82 .
- the length of the solder applied area for one transport tact can be set so that the number of circuit blocks 83 is maximized within the range where the maximum value does not exceed 320 mm.
- each heating block 91 to 94 is set to be longer than the length of the solder applied area for one transport tact and the length of the tape substrate 81 carried by one transport tact is set to the length of the solder applied area, at least part of the same circuit blocks 83 is stopped multiple times on the same heating block 91 to 94 so that a portion may be subjected to increased heating time. For this reason, the temperature of heating blocks 91 to 94 and tact time are set to have some margin, so that it is possible to maintain the quality of the reflow process.
- the heating blocks 91 to 94 are arranged to be separated by only a predetermined interval so that it is possible to clearly maintain the temperature at a boundary between the heating blocks 91 to 94 , it is possible to uniformly maintain the setting temperature over all areas of the circuit blocks 83 , and it is possible to uniformly maintain the product quality of the reflow process.
- an insulating resin such as Teflon (a registered trademark) may be provided at the gap between the heating blocks 91 to 94 so that it is possible to further lower thermal conductivity between the heating blocks 91 to 94 .
- step S 5 in FIG. 7 the heating blocks 91 to 94 are lowered.
- the shutter plates 95 a and 95 b are moved horizontally over the heating blocks 91 to 94 , and the shutter plates 95 a and 95 b are positioned above and below the tape substrate 81 , respectively (step S 6 in FIG. 7 ) which places the shutter plates 95 a and 95 b over the heating blocks 91 to 94 .
- the shutter plates 95 a and 95 b are positioned above and below the tape substrate 81 , so that it is possible to make the temperature distribution above and below parts of the tape substrate 81 uniform, and it is possible to prevent the tape substrate 81 from being deformed into a, for example, wavy shape.
- step S 8 in FIG. 7 the shutter plates 95 a and 95 b are retracted.
- step S 9 in FIG. 7 the heating blocks 91 to 94 are contacted on the tape substrate 81 .
- each heating block 91 to 94 is constructed as a plate
- a concave portion may be provided on some of the contact surfaces of the heating blocks 91 to 94 , for example, on a portion contacted on an area arranged with semiconductor chips to make it possible to prevent the heating blocks 91 to 94 from directly contacting the area arranged with the semiconductor chips. For these reasons, even in the case when semiconductor chips, which are vulnerable to heat, are mounted on the tape substrate 81 , it is possible to suppress thermal damage of the semiconductors.
Abstract
Description
- This application is a divisional application of U.S. Ser. No. 10/394,493 filed Mar. 21, 2003 and claims priority to Japanese Application No. 2002-081223 filed Mar. 22, 2002 and Japanese Application No. 2003-024651 filed Jan. 31, 2003, all of which are incorporated by reference.
- 1. Technical Field of the Invention
- The present invention relates to an apparatus for manufacturing an electronic device, a method of manufacturing an electronic device, and a program for manufacturing an electronic device, which are specifically applicable to a solder reflow process by which electronic components are mounted on a tape substrate.
- 2. Description of the Related Art
- In manufacturing a semiconductor device, there is a process for mounting, for example semiconductor chips on a circuit substrate of a COF (Chip On Film) module, a TAB (Tape Automated Bonding) module, and others, by a reflow method.
-
FIG. 8 is a view illustrating the conventional method of manufacturing an electronic device. - As shown in
FIG. 8 , during the reflow process, there are providedheater zones 111 to 113 and acooling zone 114 along the right arrow in the transport direction of atape substrate 101. Here, during the reflow process, if peak heat is suddenly applied, reflow cracks may be generated in a bonding member such as an adhesive between thetape substrate 101 and a semiconductor chip or the semiconductor chip itself, or solder bonding through the solder paste may not be carried out well. For this reason, preheating is applied in theheater zones heater zone 113. The peak heat is indicated by a solder melting point+α. Furthermore, the reflow method in the reflow process can employ an air-heating method using the hot-air circulating method, a lamp heating method, a far infrared ray method and others. - When terminals of the semiconductor chip are bonded onto the wires of the circuit substrate by means of melting the solder paste, the semiconductor chip is fixed on the circuit substrate by means of cooling in the
cooling zone 114. In thecooling zone 114, a method of circulating low temperature air has been studied. - Here, when the reflow process is carried out on the
tape substrate 101, the reflow process may be carried out on atape substrate 101 in which circuit substrates having different product pitches are arranged. Here, the product pitch means a mounting interval of ICs and the like mounted on the circuit substrates. In this case, the processing time in eachheater zone 111 to 113 corresponds to each product pitch. - However, in the method of matching the processing time in each
heater zone 111 to 113 to each product pitch, every time the product pitches are different, the processing time in eachheater zone 111 to 113 has to be set, thus hindering improvements in productivity. - Furthermore, for example, spot heating may be carried out in correspondence with each product pitch by employing a laser heating method, but since the heating process using laser heating is partial, the heating cannot be carried out on several units simultaneously.
- Therefore, an object of the present invention is to provide an apparatus for manufacturing an electronic device, a method of manufacturing an electronic device and a program for manufacturing an electronic device in which a reflow process can be carried out on several units and improved productivity can be accomplished.
- In order to solve the aforementioned problems, an apparatus for manufacturing an electronic device according to an aspect of the present invention comprises: a heat generating means for raising a temperature of an area to be heated by controlling a distance to the area of a continuous body to be heated, in which an electronic component mounting area is provided on every circuit block; and a position control means for controlling a position of the heat generating means on the basis of a product pitch of the area to be heated.
- By doing so, it is possible to easily control the heating condition of the area to be heated and to easily change the heating position of the area to be heated by controlling the distance between the area to be heated and the heat generating means.
- For this reason, even when the product pitches of the circuit blocks are different from each other, it is possible to carry out the reflow process on the area to be heated in the circuit block unit, to accurately control the temperature profile in the circuit blocks while suppressing deterioration of production efficiency, and to improve the product quality in the reflow process.
- Further, in an apparatus for manufacturing an electronic device according to an aspect of the present invention, the heat generating means raises the temperature of the area to be heated by approaching or contacting at least a part of the area of the continuous body to be heated.
- By doing so, it is possible to control the heating condition of the area to be heated by using radiated heat or conductive heat and to suppress circumferential dissipation of heat generated from the heat generating means. For this reason, it is possible to accurately control the temperature profile in the circuit block unit and to easily carry out quality control. In addition, the shielding structure of the hot-air circulating method or the light-shielding structure of the lamp heating method or the far infrared ray method is not required, and therefore it is possible to reduce the space needed.
- Furthermore, by contacting the heat generating means, with the area of the continuous body to be heated, it is possible to rapidly raise the temperatures of the circuit blocks and to easily change the heating position of the area to be heated by changing the contact position of the heat generating means. For this reason, even when the product pitches of the circuit blocks are different from each other, it is possible to shorten the tact time in transporting and to align the transport tact in the solder applying process or the mounting process and the transport tact in the reflow process, so that it is possible to carry out the solder applying process, the mounting process of electronic components and the reflow process simultaneously.
- Furthermore, in an apparatus for manufacturing an electronic device according to an aspect of the present invention, the heat generating means has a plurality of contact areas having different predetermined temperatures, and the heat generating means raises the temperature of the area to be heated step-by-step by sequentially contacting the contact areas with the area to be heated.
- By doing so, it is possible to control the heating condition of the area to be heated by using the conductive heat and to raise the temperature of the area to be heated step-by-step while suppressing circumferential dissipation of heat generated from the heat generating means. For this reason, without employing the shielding structure of the hot-air circulating method or the light-shielding structure of the lamp heating method or the far infrared ray method, it is possible to control the temperature profile step-by-step in the circuit block unit and to reduce the space needed and easily perform quality control.
- Furthermore, by making the heat generating means sequentially approach the area to be heated, it is possible to rapidly raise the temperature of the circuit block step-by-step and to shorten the tact time in transporting while preventing the sudden variation in temperature of the area to be heated. For this reason, it is possible to align the transport tact in the solder applying process or in the mounting process and the transport tact in the reflow process while suppressing the deterioration in quality in the reflow process and to carry out the solder applying process, the mounting process of the electronic components and the reflow process simultaneously.
- Furthermore, in an apparatus for manufacturing an electronic device according to an aspect of the present invention, the heat generating means has a plurality of contact areas having different lengths corresponding to a plurality of product pitches, and the contact areas are selected in correspondence with the product pitches.
- By doing so, even when the product pitches of the circuit blocks are different from each other, it is possible to contact the heat generating means, with the area to be heated in the circuit block unit, to accurately control the temperature profile for every circuit block and to improve the product quality in the reflow process.
- Furthermore, in an apparatus for manufacturing an electronic device according to an aspect of the present invention, the plurality of contact areas having different predetermined temperatures are arranged in parallel along a transport direction of the continuous body.
- By doing so, while transporting the continuous body, it is possible to sequentially contact the area to be heated with the plurality of contact areas having different predetermined temperatures, to raise the temperature of the area to be heated step-by-step without movement of the heat generating means and to carry out the reflow process on the plurality of areas to be heated simultaneously.
- For this reason, it is possible to shorten the tact time in the reflow process while preventing the sudden variation in temperature of the area to be heated and to efficiently carry out the reflow process while maintaining product quality.
- Furthermore, an apparatus for manufacturing an electronic device according to an aspect of the present invention further comprises temperature lowering means for lowering the temperature of the area to be heated which was raised by the heat generating means.
- By doing so, it is possible to rapidly lower the temperature of the area to be heated which was raised by the heat generating means, to improve the solder wettability to stabilize the bonding and to prevent the thermal oxidation of solder.
- Additionally, in an apparatus for manufacturing an electronic device according to an aspect of the present invention, the temperature lowering means comprises an area having a temperature lower than that of the heat generating means, and the temperature lowering means lowers the temperature of the area to be heated by contacting the lower temperature area with at least a part of the area of the continuous body to be heated.
- By doing so, it is possible to control the cooling condition of the area to be heated by using conductive heat, and to shorten the cooling time by improving cooling efficiency.
- For this reason, it is possible to shorten the tact time in cooling, and to suppress the deterioration of the product quality and to efficiently carry out the reflow process by suppressing the thermal oxidation of solder.
- Furthermore, in an apparatus for manufacturing an electronic device according to an aspect of the present invention, the lower temperature area has a plurality of contact areas having different lengths corresponding to the plurality of product pitches, and the temperature lowering means selects the contact areas in correspondence to the product pitches.
- As a result, even when the product pitches of the circuit blocks are different from each other, it is possible to contact the lower temperature area with the area to be heated in the circuit block unit. For this reason, it is possible to accurately control the temperature profile in each circuit block and to improve the product quality in the reflow process while suppressing the deterioration of production efficiency.
- Furthermore, a method of manufacturing an electronic device according to an aspect of the present invention comprises steps of: controlling a position of a heat generating means on the basis of a product pitch of an area of a continuous body to be heated, in which an electronic component mounting area is provided on every circuit block; and raising a temperature of the area to be heated by controlling a distance between the heat generating means and the area to be heated.
- By doing so, by controlling the distance between the area to be heated and the heat generating means, it is possible to easily control the heating condition of the area to be heated and to easily change the heating position of the area to be heated.
- For this reason, even when the product pitches of the circuit blocks are different from each other, it is possible to shorten the tact time in the reflow process, to carry out the reflow process on the area to be heated in the circuit block unit and to efficiently carry out the reflow process while suppressing the deterioration of quality in the reflow process.
- Furthermore, a method of manufacturing an electronic device according to an aspect of the present invention further comprises a step of adjusting the length of the heat generating means so that it corresponds to the product pitch.
- By doing so, even when the product pitches of the circuit blocks are different from each other, it is possible to contact the heat generating means, with the area to be heated in the circuit block unit and to uniformly carry out the heating on each circuit block.
- Furthermore, a method of manufacturing an electronic device according to an aspect of the present invention further comprises a step of lowering the temperature of the area to be heated by contacting at least a part of the area to be heated which was raised by the heat generating means, with an area having a temperature lower than that of the heat generating means.
- By doing so, it is possible to control the heating condition of the area to be heated by using radiated heat or conductive heat and to suppress the circumferential dissipation of heat generated from the heat generating means. For this reason, it is possible to accurately control the temperature profile in the circuit block unit and to easily perform quality control. In addition, the shielding structure of the hot-air circulating method or the light-shielding structure of the lamp heating method or the far infrared ray method is not required, and therefore it is possible to reduce the space needed.
- Furthermore, by contacting the heat generating means, with the area of the continuous body to be heated, it is possible to rapidly raise the temperature of the circuit block, to shorten the tact time in transporting and to easily change the heating position of the area to be heated. For this reason, even when the product pitches of the circuit blocks are different from each other, it is possible to align the transport tact in the solder applying process or the mounting process and the transport tact in the reflow process and to carry out the solder applying process, the mounting process of the electronic component and the reflow process simultaneously.
- Furthermore, a program for manufacturing an electronic device according to an aspect of the present invention allows a computer to carry out the steps of: setting the product pitches of an area of a continuous body to be heated, in which an electronic component mounting area is provided on every circuit block; and raising the temperature of the area to be heated by controlling a distance to the area to be heated on the basis of the product pitch of the area to be heated.
- By doing so, even when the product pitches of the circuit blocks are different from each other, it is possible to appropriately control the distance between the area of the continuous body to be heated and the heat generating means, and to efficiently manufacture various electronic devices while suppressing the thermal damage in reflow.
-
FIG. 1 is a view illustrating a method of manufacturing an electronic device according to a first embodiment of the present invention. - FIGS. 2(a)-2(c) are views illustrating a method of manufacturing an electronic device according to a second embodiment of the present invention.
-
FIG. 3 is a view illustrating a method of manufacturing an electronic device according to a third embodiment of the present invention. -
FIG. 4 is a view illustrating a temperature profile in the reflow process ofFIG. 3 . -
FIG. 5 is a view illustrating an apparatus for manufacturing an electronic device according to a fourth embodiment of the present invention. - FIGS. 6(a)-6(f) are views illustrating the reflow process of
FIG. 5 . -
FIG. 7 is a flow chart illustrating the reflow process ofFIG. 5 . -
FIG. 8 is a view illustrating a conventional method of manufacturing an electronic device. - An apparatus for manufacturing an electronic device and a method of manufacturing an electronic device in accordance with the embodiments of the present invention will be described with reference to the drawings.
-
FIG. 1 is a view illustrating a method for manufacturing an electronic device in accordance with a first embodiment of the present invention. - In
FIG. 1 , asolder applying zone 2, a mountingzone 3, and areflow zone 4 are sequentially aligned in the transport direction of atape substrate 11 between aloader 1 and anunloader 5. - In addition, on the
tape substrate 11, electronic component mounting areas are provided on every circuit block B1 to B3, and each circuit block B1 to B3 is provided withcircuit substrates 11 a to 11 c. Eachwiring 12 a to 12 c is formed on eachcircuit substrate 11 a to 11 c, the terminal portions of thewirings 12 a to 12 c are exposed, and each insulatingfilm 13 a to 13 c is formed on eachwiring 12 a to 12 c. - The
tape substrate 11, on which thecircuit substrates 11 a to 11 c having predetermined lengths are arranged in a line, extends between an unwindingreel 1 a and a take-upreel 5 a. In each transport tact of thetape substrate 11, a solder non-applied zone oftape substrate 11 is carried to thesolder applying zone 2 provided between theloader 1 and theunloader 5, a solder applying-finished zone oftape substrate 11 is carried to a mountingzone 3 which is arranged in parallel with thesolder applying zone 2, and the mounting-finished area of thetape substrate 11 is carried to areflow zone 4 which is arranged in parallel with the mountingzone 3. - In the
solder applying zone 2, asolder paste 14 a is printed on thecircuit substrate 11 a, and in the mountingzone 3, asemiconductor chip 15 b is mounted on thecircuit substrate 11 b on which thesolder paste 14 b is printed, and in thereflow zone 4, a reflow process for thecircuit substrate 11 c where asemiconductor chip 15 c is mounted is performed so that thesemiconductor chip 15 c is fixed on thecircuit substrate 11 c through asolder paste 14 c. - When the solder applying process, the mounting process, and the reflow process for all the circuit blocks B1 to B3 are finished, the
tape substrate 11 is cut into the respective circuit blocks B1 to B3 of thetape substrate 11 in acutting zone 6. Each cut circuit block B1 to B3 is then moved into aresin sealing zone 7. Here, for example, a sealingresin 16 c is applied to the circumferential portions of thesemiconductor chip 1 c so that the circuit block B3 can be resin-sealed. - By doing so, the
tape substrate 11 is only carried once between the unwindingreel 1 a and take-upreel 5 a making it possible to complete the solder applying process, the mounting process, and the reflow process for thecircuit substrates 11 a to 11 c. It is also possible to simultaneously perform the solder applying process, the mounting process, and the reflow process fordifferent circuit substrates 11 a to 11 c, and it is possible to raise production efficiency. - For example, when the patterns of the
wirings 12 a to 12 c of each circuit block B1 to B3 are changed or the types of electronic components mounted on eachcircuit substrate 11 a to 11 c are changed so that the product pitches of thetape substrate 11 are changed, the size of the solder applying zone printed in thesolder applying zone 2 can be changed to correspond to the product pitches. Also, when the product pitches of thetape substrate 11 are changed, the position of thereflow zone 4 can be changed to correspond to the product pitch. - By doing so, even though the product pitches of the circuit blocks B1 to B3 are different, it is possible to perform the reflow process in units of the circuit blocks B1 to B3, and to accurately control the temperature profile in each circuit block B1 to B3 so that product quality can be enhanced in the reflow process.
-
FIG. 2 is a side view illustrating an apparatus for manufacturing an electronic device in accordance with a second embodiment of the present invention. - Referring to
FIG. 2 (a), areflow furnace 31 is supported by a supportingstand 32 having arail 33. For example, the heating process and the cooling process are performed for the circuit substrate as a body to be heated, which is placed in a line on thetape substrate 21 in the reflow process performed after the soldering process and the mounting process. Thereflow furnace 31 is provided withheater zones 41 to 44 which raise the temperature of the circuit substrate step-by-step and acooling zone 45 which performs a cooling process to lower the temperature of the circuit substrate. In addition, thereflow furnace 31 can simultaneously or separately perform the above process for a plurality of the circuit substrates which are placed in a line on thetape substrate 21. - In addition, as shown in FIGS. 2(b) and (c), the
reflow furnace 31 can be moved on therail 33 of the supportingstand 32 in either direction of double headed arrow a-b. The direction of arrow a-b is along the transport direction of thetape substrate 21. As such, thereflow furnace 31 can be moved along the direction of arrow a-b so that theheater zones 41 to 44 and thecooling zone 45 can be set at the position matching the product pitches of the circuit substrate. -
FIG. 3 is a view illustrating a method for manufacturing an electronic device in accordance with a third embodiment of the present invention andFIG. 4 is a view illustrating a temperature profile of the reflow process ofFIG. 3 . - In
FIGS. 3 and 4 , thereflow furnace 61 can be moved along a transport direction of atape substrate 50, and thereflow furnace 61 is provided withheater zones 71 to 74 and acooling zone 75. Acircuit substrate 51 is placed in a line on thetape substrate 50 as a continuous body which is carried along the right arrow direction in a predetermined tact. In thecircuit substrate 51, asolder paste 54 is attached on awiring 52 in the soldering process before the reflow process. In addition, an adhesive such as ACF can be attached on thewiring 52 by means of a transfer method.Reference numeral 54 indicates an insulating film. In the mounting process after the soldering process, thesemiconductor chip 55 is mounted on thecircuit substrate 51 through thesolder paste 54. - In addition, the
heater zones 71 to 74 and thecooling zone 75 of thereflow furnace 61 are provided with heating blocks 71 a to 71 c, 72 a to 72 c, 73 a to 73 c, and 74 a to 74 c and cooling blocks 75 a to 75 c which are matched to the product pitches of thecircuit substrate 51, respectively. Also, the product pitches are referred to as a mounting interval of ICs mounted on thecircuit substrate 51, for example n (an integer) times 4.75 mm. Here, if the integers are x, y, and z (x<y<z), the product pitch of 4.75·x corresponds to the heating blocks 71 a, 72 a, 73 a, and 74 a, and thecooling block 75 a, the product pitch of 4.75·y corresponds to the heating blocks 71 b, 72 b, 73 b, and 74 b, and thecooling block 75 b, and the product pitch of 4.75·z corresponds to the heating blocks 71 c, 72 c, 73 c, and 74 c, and thecooling block 75 c. - The heating blocks 71 a to 71 c, 72 a to 72 c, 73 a to 73 c, and 74 a to 74 c and the cooling blocks 75 a to 75 c are independently moved upward and downward relative to the
circuit substrate 51 by means of a driving mechanism (not shown). In other words, if the heating blocks 71 a, 72 a, 73 a, and 74 a, and thecooling block 75 a are matched to the product pitches of thecircuit substrate 51, the heating blocks 71 a, 72 a, 73 a, and 74 a, and thecooling block 75 a are moved upward by means of the driving mechanism (not shown), and then contact thecircuit substrate 51 having a predetermined block length of thetape substrate 50 to perform the heating process or the cooling process. - In addition, if any of the heating blocks 71 a to 71 c, 72 a to 72 c, 73 a to 73 c, and 74 a to 74 c and the cooling blocks 75 a to 75 c contact the circuit substrate having the predetermined block length of the
tape substrate 50 during the predetermined time to finish the heating process or the cooling process, it is moved downward and separated from thetape substrates 50. Such upward and downward movements of any of the heating blocks 71 a to 71 c, 72 a to 72 c, 73 a to 73 c, and 74 a to 74 c and the cooling blocks 75 a to 75 c and the transporting of thetape substrate 50 in the right arrow direction sequentially affect the preheating, the peak heating, and the cooling of thecircuit substrate 51. Here, the heating blocks 71 a to 71 c preheat thetape substrate 50, as shown by the solid line in region (1) ofFIG. 4 . The heating blocks 72 a to 72 c preheat thetape substrate 50, as shown by the solid line in region (2) ofFIG. 4 . The heating blocks 73 a to 73 c preheat thetape substrate 50, as shown by the solid line in region (3) ofFIG. 4 . The heating blocks 74 a to 74 c peak heat thetape substrate 50 to a solder melting temperature+α, as shown by the solid line in region (4) ofFIG. 4 . The cooling blocks 75 a to 75 c lower the temperature of thetape substrate 50, as shown by the solid line in region (5) ofFIG. 4 . - And, for example, if the
tape substrate 50 on which the soldering process and the mounting process have been completed proceeds in the reflow process, theheater zones 71 to 74 and thecooling zone 75 perform the heating process or the cooling process for thecircuit substrate 51 having the predetermined block length of thetape substrate 50. Here, if the heating blocks 71 a, 72 a, 73 a, and 74 a, and thecooling block 75 a are matched to the product pitch, of thecircuit substrate 51, thereflow furnace 61 slides along the transport direction of thetape substrate 50, and the heating blocks 71 a, 72 a, 73 a, and 74 a, and thecooling block 75 a are fixed to the positions corresponding to the product pitches of thecircuit substrate 51. - Next, the heating blocks 71 a, 72 a, 73 a, and 74 a, and the
cooling block 75 a are moved upward to contact thetape substrate 50. At this time, first, theheating block 71 a for thecircuit substrate 51 of the predetermined block length of thetape substrate 50 is contacted for a predetermined time to perform the heating process. By doing so, the preheating as shown by the solid line in region (1) ofFIG. 4 is applied to thecircuit substrate 51. - Here, when the
heating block 71 a contacts thecircuit substrate 51 to perform the heating process only for the predetermined time, thecircuit substrate 51 downstream of thetape substrate 50 is contacted with the heating blocks 72 a, 73 a, and 74 a andcooling block 75 a and the preheat, the peak heat and the cooling as indicated by the solid line in regions (2) to (5) ofFIG. 4 are applied to thecircuit substrate 51 downstream of thetape substrate 50. For this reason, the preheat, the peak heat, and the cooling can be simultaneously applied to the plurality ofcircuit substrates 51 which are placed in a line on thetape substrate 50 by means of the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a so that it is possible to enhance production efficiency. - If the heating process for the predetermined time is finished at the
heating block 71 a, the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a are separated from thetape substrate 50. Next, thetape substrate 50 is carried along the right arrow direction. At this time, the transport stroke is matched to thecircuit substrate 51 of the predetermined block length of thetape substrate 50. If thecircuit substrate 51, which had its heating process completed by means of theheating block 71 a, reaches the position of theheating block 72 a, the transporting of thetape substrate 50 is stopped, the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a are moved upward again. - At this time, the
heating block 72 a is contacted with thecircuit substrate 51 of the predetermined block length of thetape substrate 50 for a predetermined time to perform the heating process. By doing so, the preheating as shown by the solid line in region (2) ofFIG. 4 is applied to thecircuit substrate 51. - Here, when the
heat block 72 a contacts thecircuit substrate 51 only for the predetermined time to perform the heating process, thecircuit substrate 51 upstream of thetape substrate 50 is contacted with theheating block 71 a so that the preheating as shown by the solid line in region (1) ofFIG. 4 is applied to thecircuit substrate 51 upstream of thetape substrate 50 and thecircuit substrate 51 downstream of thetape substrate 50 is contacted with the heating blocks 73 a and 74 a, and thecooling block 75 a so that the peak heating and the cooling as shown by the solid lines in regions (3) to (5) ofFIG. 4 are applied to thecircuit substrate 51 downstream of thetape substrate 50. - If the heating process for the predetermined time is finished at the
heating block 72 a, the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a are separated from thetape substrate 50. Next, thetape substrate 50 is carried along the right arrow direction. If thecircuit substrate 51 reaches the position of theheating block 73 a after completion of the heating process by means of theheating block 72 a, the transporting of thetape substrate 50 along the right arrow direction is stopped, and the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a are moved upward again. At this time, theheating block 73 a for thecircuit substrate 51 of the predetermined block length of thetape substrate 50 is contacted for a predetermined time to perform the heating process. By doing so, the preheating as shown by the solid line in region (3) ofFIG. 4 is applied to thecircuit substrate 51. - Here, when the
heat block 73 a contacts thecircuit substrate 51 only for the predetermined time to perform the heating process, thecircuit substrate 51 upstream of thetape substrate 50 is contacted with the heating blocks 71 a and 72 a so that the preheatings as shown by the solid lines in regions (1) and (2) ofFIG. 4 are applied to thecircuit substrate 51 upstream of thetape substrate 50 and thecircuit substrate 51 downstream of thetape substrate 50 is contacted with theheating block 74 a and thecooling block 75 a so that the peak heating and cooling as shown by the solid lines in regions (4) to (5) ofFIG. 4 are applied to thecircuit substrate 51 downstream of thetape substrate 50. - If the heating process for the predetermined time is finished at the
heating block 73 a, the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a are separated from thetape substrate 50. Next, thetape substrate 50 is carried along the right arrow direction. If thecircuit substrate 51 reaches the position of theheating block 74 a after the heating process has been completed by means of theheating block 73 a, the transporting of thetape substrate 50 along the right arrow direction is stopped, and the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a are moved upward again. At this time, theheating block 74 a is contacted with thecircuit substrate 51 of the predetermined block length of thetape substrate 50 for a predetermined time to perform the heating process. By doing so, the peak heating as shown by the solid line in region (4) ofFIG. 4 is applied to thecircuit substrate 51 so that the soldering paste melts, and then thesemiconductor chip 55 is attached on thewiring 52 of thecircuit substrate 51. - Here, when the
heat block 74 a contacts thecircuit substrate 51 only for the predetermined time to perform the heating process, thecircuit substrate 51 upstream of thetape substrate 50 is contacted with the heating blocks 71 a, 72 a, and 73 a so that the preheatings as shown by the solid lines in regions (1) to (3) ofFIG. 4 are applied to thecircuit substrate 51 upstream of thetape substrate 50. Thecircuit substrate 51 downstream of thetape substrate 50 is contacted with thecooling block 75 a so that the cooling shown by the solid line in region (5) ofFIG. 4 is applied to thecircuit substrate 51 downstream of thetape substrate 50. - If the heating process for the predetermined time is finished at the
heating block 74 a, the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a are separated from thetape substrate 50. Next, thetape substrate 50 is carried along the right arrow direction. If thecircuit substrate 51 reaches the position of theheating block 75 a after the heating process by means of theheating block 74 a has been completed, the transporting of thetape substrate 50 along the right arrow direction is stopped, and the heating blocks 71 a, 72 a, 73 a, and 74 a and thecooling block 75 a are moved upward again. At this time, thecooling block 75 a is contacted with thecircuit substrate 51 of the predetermined block length of thetape substrate 50 for a predetermined time to perform the cooling process. By doing so, the temperature of thecircuit substrate 51 is lowered as shown by the solid line in region (5) ofFIG. 4 so that thesemiconductor chip 55 is fixed on thecircuit substrate 51 through thewiring 52. - Here, when the
cooling block 75 a contacts thecircuit substrate 51 only for the predetermined time to perform the cooling process, thecircuit substrate 51 upstream of thetape substrate 50 is contacted with the heating blocks 71 a, 72 a, 73 a, and 74 a so that the preheating and the peak heating shown by the solid lines in regions (1) to (4) ofFIG. 4 are applied to thecircuit substrate 51 upstream of thetape substrate 50. - By doing so, the
tape substrate 50 is carried along the right arrow direction so that the pre-heating, the peak heating, and the cooling are sequentially applied to thecircuit substrate 51 having the predetermined block length, and then the reflow process for thecircuit substrate 51 is completed. - Next, if the heating blocks 71 c, 72 c, 73 c, and 74 c, and the
cooling block 75 c are matched to the product pitches of thecircuit substrate 51, thereflow furnace 61 slides along the transport direction of thetape substrate 50, and the heating blocks 71 c, 72 c, 73 c, and 74 c, and thecooling block 75 c are fixed to the positions matching the product pitches of thecircuit substrate 51. As a result, the heating process and the cooling process like the above are applied to thecircuit substrate 51 of the predetermined block length of thetape substrate 50. - Further, while any of the heating blocks 71 a to 71 c, 72 a to 72 c, 73 a to 73 c, and 74 a to 74 c and the cooling blocks 75 a to 75 c that are matched to the product pitches of the
circuit substrate 51 are held in the state of being contacted to thetape substrate 50, thetape substrate 50 is carried in a predetermined tact and the preheating as shown by the solid lines in regions (1) to (3) ofFIG. 4 and the peak heating shown by the solid lines in regions (1) to (3), and (4) ofFIG. 4 may be applied sequentially in the above reflow process. - Therefore, in the third embodiment, the
flow furnace 61 is slid along the transport direction of thetape substrate 50 and is fixed to the positions matching the product pitch of thecircuit substrate 51 so that any of the heating blocks 71 a to 71 c, 72 a to 72 c, 73 a to 73 c, and 74 a to 74 c and the cooling blocks 75 a to 75C can be matched to the product pitches of thecircuit substrate 51. - As a result, different heating process times for
circuit substrates 51 having different product pitches do not need to be set so that the reflow processes for thetape substrate 50 on whichcircuit substrates 51 having different product pitches are placed in a line can be continuously performed, and productivity can be enhanced. - In addition, while any of the heating blocks 71 a to 71 c, 72 a to 72 c, 73 a to 73 c, and 74 a to 74 c and the cooling blocks 75 a to 75 c that are matched to the product pitches of the
circuit substrates 51 contact thecircuit substrates 51, the heating process is performed so that it is possible to perform the heating processes in a plurality of units, which is different from a conventional spot-heating process. - Although the present embodiment is described in a case when four
heating zones 71 to 74 are provided, the embodiment is not limited only to this arrangement and can be adapted to less or more heating zones. - Also, the present embodiment is described in the case that each
heating zone 71 to 74 is provided with threeheating blocks 71 a to 71 c, 72 a to 72 c, 73 a to 73 c, and 74 a to 74 c, however, the embodiment is not limited only to this case and can be adapted to less or more heating blocks. -
FIG. 5 is a prospective view illustrating a schematic construction of an apparatus for manufacturing an electronic device according to the forth embodiment of the present invention. - In
FIG. 5 , circuit blocks 83 are provided in a longitudinal direction on atape substrate 81, and electronic component mounting areas are provided on everycircuit block 83. Feed holes 82 are provided on both sides of thetape substrate 81 at a predetermined pitch in order to transport thetape substrate 81. The material of thetape substrate 81 may be. For example, polyimide or the like. The electronic components mounted on eachcircuit block 83 may be, for example, semiconductor chips, chip condensers, resistance devices, coils, connectors, and the like. - Heating blocks 91 to 94 are consecutively arranged (in parallel) along the transport direction of the
tape substrate 81 in the reflow zone of thetape substrates 81. - A
pressing plate 96, to which at least one protruding portion orprojection 97 is provided on a downstream end, is arranged over theheating block 93, andshutter plates - Here, the temperatures of the heating blocks 91 and 92 can be set to be raised sequentially with a range that is lower than the solder melting point, the temperature of the
heating block 93 can be set to be higher than the solder melting point, and the temperature of theheating block 94 can be set to be lower than the temperatures of the heating blocks 91 and 92. Also, the heating blocks 91 to 94 and thepressing plate 96 can move independently upstream and downstream, and theshutter plates tape substrate 81 and the heating blocks 91 to 94. Further, theshutter plates pressing plate 96 are supported to be able to slide together along the transport direction of thetape substrate 81. The interval of the protruding portions (97) provided on thepressing plates 96 may be set to correspond to the length of the circuit blocks 83. - Metals, metal compounds, alloy metal, or ceramics can be used as the material for the heating blocks 91 to 94 and the
shutter plates tape substrate 81 to the heating blocks 91 to 94. - The length of each
heating block 91 to 94 can be set to correspond to the length of the plurality of circuit blocks 83, the size of theshutter plates heating blocks 91 to 94 plus the size of the gap between the heating blocks 91 to 94, and the size of thepressing plate 96 can be set to correspond to the size of theheating block 93. It is not necessary to set the length of eachheating block 91 to 94 to n times the size of onecircuit block 83, but it is acceptable to set it this way in order to have some margin. - Also, the shape of the heating blocks 91 to 94 may be set to flatten the contact surface of the
tape substrate 81, and, for example, the heating blocks 91 to 94 can be constructed in the shape of plate. - FIGS. 6(a)-6(f) are side views illustrating the reflow process of
FIG. 5 , andFIG. 7 is a flow chart illustrating the reflow process ofFIG. 5 . - In
FIGS. 6 and 7 , for example, in thesolder applying zone 2 and the mountingzone 3 ofFIG. 1 , thetape substrate 81, which was subjected to the solder paste printing and the mounting process of the electronic components, is carried on to the heating blocks 91 to 94 (step S1 inFIG. 7 ). - When carrying the
tape substrate 81 on the heating blocks 91 to 94, it is possible to carry thetape substrate 81 while contacting the heating blocks 91 to 94. By doing so, when the heating blocks 91 to 94 contact thetape substrate 81 in order to heat thetape substrate 81, it is possible to omit the operation of moving the heating blocks 91 to 94, and it is possible to reduce the tact time of the reflow process. Here, the heating blocks 91 to 94 are constructed in the shape of a plate so that it is possible to carry thetape substrate 81 smoothly while contacting the heating blocks 91 to 94. - Next, as shown in
FIG. 6 (b), if thetape substrate 81 subjected to the solder paste printing and the mounting process of the electronic devices is carried onto the heating blocks 91 to 94, the carrying of thetape substrate 81 is stopped only for a predetermined time (steps S2 and S4 inFIG. 7 ), and thetape substrate 81 is heated by means of eachheating block 91 to 94. Here, the heating blocks 91 to 94 are sequentially arranged in parallel along the transport direction of thetape substrate 81, the temperatures of the heating blocks 91 and 92 are set to be raised sequentially within a temperature range that is lower than the solder melting point, the temperature of theheating block 93 is set to be higher than the solder melting point, and the temperature of theheating block 94 is set to be lower than the temperature of the heating blocks 91 and 92. - For these reasons it is possible to perform the preheating process for the
circuit block 83 on the heating blocks 91 and 92, it is possible to perform the main heating process (i.e., peak heating) for thecircuit block 83 on theheating block 93, it is possible to perform the cooling process for thecircuit block 83 on theheating block 94 and it is possible to perform the preheating, main (peak) heating, and the cooling processes simultaneously for different circuit blocks 83 on thetape substrate 81. - Here, if the
tape substrate 81 is stopped on the heating blocks 91 to 94, apressing plate 96 moves down on theheating block 93 to press the circuit blocks 83 on theheating block 93 by theprojections 97. By doing so, even when thetape substrate 81 is deformed into a, for example, wavy shape, it is possible to uniformly transmit heat to thetape substrate 81, and it is also possible to stably perform the solder melting process. In addition, the interval of theprojections 97 may correspond to the length of the circuit blocks 83 so that it is possible to press the circuit blocks 83 within a given boundary of the circuit blocks 83 and it is possible to prevent mechanical damage of electronic devices arranged on the circuit blocks 83. - Therefore, when a predetermined time elapses after the carrying of the
tape substrate 81 is stopped, only a predetermined length of thetape substrate 81 is carried and aspecific circuit block 83 on thetape substrate 81 is sequentially stopped on eachheating block 91 to 94 so that it is possible to perform the preheating, main (peak) heating, and cooling processes simultaneously for the specific circuit blocks 83 on thetape substrate 81. For this reason, it is possible to raise the temperature of the specific circuit blocks 83 on thetape substrate 81 step-by-step, it is possible to perform the reflow process while suppressing thermal damage of the circuit blocks 83, and it is possible to rapidly drop the temperature of the solder melted circuit blocks 83 so that thermal oxidation of the solder can be restrained and product quality can be enhanced. - In addition, the specific circuit blocks 83 on the
tape substrate 81 are sequentially contacted on eachheating block 91 to 94, so that while clearly maintaining the difference of the temperatures at the boundary, it is possible to rapidly raise and drop the temperature of the circuit blocks 83 to rapidly bring the circuit blocks 83 to a setting temperature and it is possible to efficiently perform the reflow process. - For these reasons, as shown in
FIG. 1 , even though the reflow process is continuously performed after the solder applying process and the mounting process on thesame tape substrate 81, the rate is limited in the reflow process to delay the solder applying process and the mounting process so that it is possible to prevent the production efficiency from being further deteriorated. - In other words, even though the solder applying process and the mounting process for the circuit blocks 83 in the
solder applying zone 2 and the mountingzone 3 are completed, when the reflow process for the circuit blocks 83 in thereflow zone 4 has not been completed, thetape substrate 81 can not be moved until the reflow process for the circuit blocks 83 in thereflow zone 4 is completed. For this reason, when it takes more time to perform the reflow process than the solder applying process and the mounting process, it is necessary to hold the solder applying process and the mounting process for the circuit blocks 83 in thesolder applying zone 2 and the mountingzone 3 until the reflow process for the circuit blocks 83 in thereflow zone 4 is completed so that the operating efficiency of the solder applying zone 22 and the mounting zone 23 is lowered thereby lowering the production efficiency. - Here, the
tape substrate 81 contacts the heating blocks 91 to 94 so that it is possible to rapidly bring the temperature of thetape substrate 81 to a setting temperature, and it is possible to rapidly perform the reflow process. For these reasons, even though the solder applying process, the mounting process and the reflow process are performed simultaneously, and the rate is limited in the reflow process, it is possible to prevent the reduction of operating efficiency in thesolder applying zone 2 and the mountingzone 3 inFIG. 1 and thus it is possible to enhance production efficiency. - Also, the plurality of heating blocks 91 to 94 are sequentially arranged (in parallel) along the transport direction of the
tape substrate 81 so that it is possible to raise the temperature of the circuit blocks 83 step-by-step without increasing the corresponding time for the reflow process and it is possible to perform the reflow process while suppressing thermal damage. - For this reason, even though the solder applying process, the mounting process, and the reflow process are performed simultaneously, it is possible to optimize the temperature profile in the reflow process by preventing the limitation of the rate in the reflow process, and it is possible to enhance production efficiency without deteriorating product quality.
- Here, the length of the
tape substrate 81 carried by one transport tact, for example, can be adapted to corresponded to the length of the solder applying area (applied by one transport tact in thesolder applying zone 2 inFIG. 1 ). And, the length of the solder applying area for one transport tact can be set to n times the length of onecircuit block 83. - In addition, in the
solder applying zone 2 inFIG. 1 , the plurality of circuit blocks 83 are solder-applied simultaneously by one transport tact so that it is possible to perform the reflow process simultaneously for the plurality of circuit blocks 83 step-by-step, and it is possible to enhance production efficiency without deteriorating product quality. - Also, it is not necessary to match the length of the solder applied area for one transport tact to the length of each
heating block 91 to 94. Instead, the lengths of the heating blocks 91 to 94 may be longer than the length of the solder applied area for one transport tact. By doing so, even though the lengths of the circuit blocks 83 of thetape substrate 81 have been changed, it is possible to carry thetape substrate 81 while the specific circuit blocks 83 on all heating blocks 91 to 94 heat longer than a predetermined time without exchanging the heating blocks 91 to 94, and it is possible to enhance production efficiency while suppressing the deterioration of product quality. - For example, the maximum value of the length of the solder applied area for one transport tact can be set to 320 mm, and the length of each
heating block 91 to 94 can be set to 361 mm. And, one pitch of the feed holes 82 inFIG. 5 can be set to, for example, 4.75 mm, and the length of onecircuit block 83 can be changed, for example, within a range of six to fifteen pitches of the feed holes 82. In this case, the length of the solder applied area for one transport tact can be set so that the number of circuit blocks 83 is maximized within the range where the maximum value does not exceed 320 mm. For example, if the length of onecircuit block 83 is the length of eight pitches of the feed holes 82, the length of onecircuit block 83 is 4.75×8=38 mm, the length of the solder applied area for one transport tact can be the length of eight circuit blocks 83=304 mm≦320 mm. For this reason, the length of thetape substrate 81 carried by one transport tact can be set to 304 mm. - In addition, if each
heating block 91 to 94 is set to be longer than the length of the solder applied area for one transport tact and the length of thetape substrate 81 carried by one transport tact is set to the length of the solder applied area, at least part of the same circuit blocks 83 is stopped multiple times on thesame heating block 91 to 94 so that a portion may be subjected to increased heating time. For this reason, the temperature of heating blocks 91 to 94 and tact time are set to have some margin, so that it is possible to maintain the quality of the reflow process. - Also, the heating blocks 91 to 94 are arranged to be separated by only a predetermined interval so that it is possible to clearly maintain the temperature at a boundary between the heating blocks 91 to 94, it is possible to uniformly maintain the setting temperature over all areas of the circuit blocks 83, and it is possible to uniformly maintain the product quality of the reflow process.
- In addition, when the heating blocks 91 to 94 are arranged to be separated by only a predetermined interval, an insulating resin such as Teflon (a registered trademark) may be provided at the gap between the heating blocks 91 to 94 so that it is possible to further lower thermal conductivity between the heating blocks 91 to 94.
- Next, when, as shown in
FIG. 6 (c), some trouble occurs in thesolder applying zone 2, the mountingzone 3, or elsewhere (FIG. 1 and step S3 inFIG. 7 ), the heating blocks 91 to 94 are lowered (step S5 inFIG. 7 ). Then, theshutter plates shutter plates tape substrate 81, respectively (step S6 inFIG. 7 ) which places theshutter plates - By doing so, for example, even though the movement of the
tape substrate 81 is stopped for a long time, (because some trouble occurs in thesolder applying zone 2, the mountingzone 3, or elsewhere) it is possible to prevent the prolonged heating of thetape substrate 81, and it is possible to reduce the thermal oxidation of the solder and contact failure. - In addition, the
shutter plates tape substrate 81, so that it is possible to make the temperature distribution above and below parts of thetape substrate 81 uniform, and it is possible to prevent thetape substrate 81 from being deformed into a, for example, wavy shape. - Next, as shown in FIGS. 6(d) to 6(f), if the trouble which occurred in the
solder applying zone 2, the mountingzone 3, or elsewhere (FIG. 1 and step S7 inFIG. 7 ) is solved, theshutter plates FIG. 7 ). Then, while the positions of the heating blocks 91 to 94 are raised step-by-step (step S9 inFIG. 7 ), the heating blocks 91 to 94 are contacted on thetape substrate 81. - By doing so, even though the
tape substrate 81 on the heating blocks 91 to 94 is cooled, because the heating blocks 91 to 94 are temporarily separated from thetape substrate 81, it is possible to raise the temperature of the circuit blocks 83 on eachheating block 91 to 94 step-by-step, while the movement of thetape substrate 81 is stopped. - For these reasons, it is not necessary to rewind the
tape substrate 81 and to move thetape substrate 81 again in order to raise the temperature of the circuit blocks 83 on eachheating block 91 to 94 step-by-step so it is possible to resume the reflow process without making the carrying system complicated. - In the above mentioned embodiments, although the method for retracting all the heating blocks 91 to 94 from the
tape substrate 81 is described, it may be possible, for example, that only theheating block 93 is separated from thetape substrate 81, while the heating blocks 91, 92, and 94 remain in contact with thetape substrate 81. By doing so, even if some trouble occurs, for example, in thesolder applying zone 2, the mountingzone 3, or elsewhere (FIG. 1 ), and even when the transport of thetape substrate 81 is stopped for a long time, it is possible to interrupt the main (peak) heating process while the preheating for the circuit blocks 83 of thetape substrate 81 continues, thus it is possible to reduce product failures. - Although in the embodiment in
FIG. 5 , a method in which only fourheating blocks 91 to 94 are arranged in parallel is illustrated, it may be possible that more than fiveheating blocks 91 to 94 are arranged in parallel to perform the preheating for the circuit blocks 83 more smoothly or to perform the cooling of the circuit blocks 83 step-by-step. - In addition, although a method in which each
heating block 91 to 94 is constructed as a plate is described, a concave portion may be provided on some of the contact surfaces of the heating blocks 91 to 94, for example, on a portion contacted on an area arranged with semiconductor chips to make it possible to prevent the heating blocks 91 to 94 from directly contacting the area arranged with the semiconductor chips. For these reasons, even in the case when semiconductor chips, which are vulnerable to heat, are mounted on thetape substrate 81, it is possible to suppress thermal damage of the semiconductors.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/224,713 US7562806B2 (en) | 2002-03-22 | 2005-09-12 | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002081223 | 2002-03-22 | ||
JP2002-081223 | 2002-03-22 | ||
JP2003024651A JP3786091B2 (en) | 2002-03-22 | 2003-01-31 | Electronic device manufacturing apparatus, electronic device manufacturing method, and electronic device manufacturing program |
JP2003-024651 | 2003-01-31 | ||
US10/394,493 US6984125B2 (en) | 2002-03-22 | 2003-03-21 | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device |
US11/224,713 US7562806B2 (en) | 2002-03-22 | 2005-09-12 | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/394,493 Division US6984125B2 (en) | 2002-03-22 | 2003-03-21 | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060008759A1 true US20060008759A1 (en) | 2006-01-12 |
US7562806B2 US7562806B2 (en) | 2009-07-21 |
Family
ID=28456228
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/394,493 Expired - Lifetime US6984125B2 (en) | 2002-03-22 | 2003-03-21 | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device |
US11/224,713 Expired - Fee Related US7562806B2 (en) | 2002-03-22 | 2005-09-12 | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/394,493 Expired - Lifetime US6984125B2 (en) | 2002-03-22 | 2003-03-21 | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device |
Country Status (5)
Country | Link |
---|---|
US (2) | US6984125B2 (en) |
JP (1) | JP3786091B2 (en) |
KR (1) | KR100574078B1 (en) |
CN (1) | CN1235274C (en) |
TW (1) | TWI240336B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070077688A1 (en) * | 2005-09-16 | 2007-04-05 | Foxconn Advanced Technology Inc. | Method for manufacturing flexible printed circuit boards |
US20120193400A1 (en) * | 2011-01-28 | 2012-08-02 | Hao-Chun Hsieh | Method and soldering system of soldering a dip component on a circuit board |
CN104325205A (en) * | 2014-10-24 | 2015-02-04 | 苏州佑瑞检测技术有限公司 | Reflow soldering method of SMD (Surface Mounted Device) components |
US9123860B2 (en) * | 2012-08-01 | 2015-09-01 | Flextronics Ap, Llc | Vacuum reflow voiding rework system |
US9180540B1 (en) | 2012-08-01 | 2015-11-10 | Flextronics Ap, Llc | Hot bar soldering |
US9293636B2 (en) | 2012-08-01 | 2016-03-22 | Flextronics Ap, Llc | Solar cell pad dressing |
US9884384B1 (en) | 2016-05-18 | 2018-02-06 | Flextronics Ap, Llc | Solder dross recovery module |
US11618107B2 (en) | 2018-02-02 | 2023-04-04 | Hamanakodenso Co., Ltd. | Device for manufacturing electric component and method for manufacturing electric component |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10161168B4 (en) * | 2001-12-13 | 2012-08-23 | Kraussmaffei Technologies Gmbh | Method and device for cooling plate-like or web-shaped substrates |
JP2004230831A (en) * | 2003-01-31 | 2004-08-19 | Seiko Epson Corp | Conductive material printing machine, method for cleaning printing mask, and cleaning program for printing mask |
US7026582B2 (en) * | 2003-05-07 | 2006-04-11 | Visteon Global Technologies, Inc. | Vector transient reflow of lead free solder for controlling substrate warpage |
JP2007057444A (en) * | 2005-08-25 | 2007-03-08 | Nidec-Read Corp | Board inspection device and temperature maintenance mechanism for same |
TWI405983B (en) * | 2005-08-25 | 2013-08-21 | Nidec Read Corp | Substrate inspection device and substrate inspection method |
JP2007201238A (en) * | 2006-01-27 | 2007-08-09 | Seiko Epson Corp | Electronic device manufacturing equipment and method for manufacturing electronic device |
KR101011457B1 (en) * | 2009-02-23 | 2011-01-28 | 양 전자시스템 주식회사 | Apparatus for cooling and desiccating FPD substrate during the electric property test |
JP5416570B2 (en) * | 2009-12-15 | 2014-02-12 | 住友電気工業株式会社 | Heating / cooling device and apparatus equipped with the same |
JP5778731B2 (en) | 2012-09-17 | 2015-09-16 | ピーエスケー・インコーポレーテッド | Array of continuous linear heat treatment equipment |
CN104048503B (en) * | 2014-06-30 | 2016-01-20 | 四川珩必鑫电子科技有限公司 | A kind of circuit board tunnel oven |
DE102016110040A1 (en) * | 2016-05-31 | 2017-11-30 | Endress + Hauser Gmbh + Co. Kg | Production line for soldering |
CN109244196B (en) * | 2018-08-29 | 2020-01-03 | 华中科技大学 | Micro-device laser stripping mass transfer device and method based on winding process |
CN110102850B (en) * | 2019-05-16 | 2021-12-14 | 浙江宝利特新能源股份有限公司 | Wave-soldering production method for segmented solder strip |
CN112469207A (en) * | 2020-04-23 | 2021-03-09 | 苏州市杰煜电子有限公司 | High-yield SMT (surface mount technology) process for high-quality solder paste printing |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4833301A (en) * | 1984-01-18 | 1989-05-23 | Vitronics Corporation | Multi-zone thermal process system utilizing nonfocused infrared panel emitters |
US4973243A (en) * | 1988-06-08 | 1990-11-27 | Electrovert Ltd. | Heating system in the manufacture of printed circuit boards, assemblies and the like |
US5370531A (en) * | 1992-08-27 | 1994-12-06 | Matsushita Electric Industrial Co., Ltd. | Atmospheric oven |
US5372648A (en) * | 1992-04-30 | 1994-12-13 | Matsushita Electric Industrial Co., Ltd. | Plasma CVD system |
US5770835A (en) * | 1993-10-25 | 1998-06-23 | Fujitsu Limited | Process and apparatus and panel heater for soldering electronic components to printed circuit board |
US6097005A (en) * | 1998-08-20 | 2000-08-01 | Tokyo Electron Limited | Substrate processing apparatus and substrate processing method |
US6168064B1 (en) * | 1997-02-24 | 2001-01-02 | Quad Systems Corporation | Method and apparatus for controlling a time/temperature profile of a reflow oven |
US6288376B1 (en) * | 1999-03-10 | 2001-09-11 | Mitsubishi Denki Kabushiki Kaisha | Method and apparatus for melting a bump by induction heating |
US20010027606A1 (en) * | 1997-01-07 | 2001-10-11 | Hitachi, Ltd. | Semiconductor integrated circuit manufacturing method and bonding machine used for it |
US6386422B1 (en) * | 2001-05-03 | 2002-05-14 | Asm Assembly Automation Limited | Solder reflow oven |
US6544377B1 (en) * | 1997-11-20 | 2003-04-08 | Matsushita Electric Industrial Co., Ltd. | Heating and pressurizing apparatus for use in mounting electronic components, and apparatus and method for mounting electronic components |
US20030102297A1 (en) * | 2001-12-03 | 2003-06-05 | Goenka Lakhi N. | System and method for mounting electronic components onto flexible substrates |
US6619531B1 (en) * | 1997-10-20 | 2003-09-16 | Fujitsu Limited | Temperature control method of solder bumps in reflow furnace, and reflow furnace |
US6639189B2 (en) * | 2001-06-06 | 2003-10-28 | Fsi International, Inc. | Heating member for combination heating and chilling apparatus, and methods |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0645405A (en) | 1991-05-21 | 1994-02-18 | Shinkawa Ltd | Apparatus and method for processing tape |
JP3259381B2 (en) | 1992-11-17 | 2002-02-25 | ソニー株式会社 | Semiconductor chip bonding apparatus and bonding method |
JPH10135278A (en) | 1996-11-01 | 1998-05-22 | Rohm Co Ltd | Method of mounting electronic component onto carrier tape and its equipment |
JP4416916B2 (en) | 2000-04-27 | 2010-02-17 | 株式会社タムラエフエーシステム | Reflow furnace |
-
2003
- 2003-01-31 JP JP2003024651A patent/JP3786091B2/en not_active Expired - Fee Related
- 2003-03-20 TW TW092106222A patent/TWI240336B/en not_active IP Right Cessation
- 2003-03-21 US US10/394,493 patent/US6984125B2/en not_active Expired - Lifetime
- 2003-03-22 KR KR1020030018018A patent/KR100574078B1/en active IP Right Grant
- 2003-03-24 CN CNB031079199A patent/CN1235274C/en not_active Expired - Fee Related
-
2005
- 2005-09-12 US US11/224,713 patent/US7562806B2/en not_active Expired - Fee Related
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4833301A (en) * | 1984-01-18 | 1989-05-23 | Vitronics Corporation | Multi-zone thermal process system utilizing nonfocused infrared panel emitters |
US4833301B1 (en) * | 1984-01-18 | 2000-04-04 | Vitronics Corp | Multi-zone thermal process system utilizing non-focused infrared panel emitters |
US4973243A (en) * | 1988-06-08 | 1990-11-27 | Electrovert Ltd. | Heating system in the manufacture of printed circuit boards, assemblies and the like |
US5372648A (en) * | 1992-04-30 | 1994-12-13 | Matsushita Electric Industrial Co., Ltd. | Plasma CVD system |
US5370531A (en) * | 1992-08-27 | 1994-12-06 | Matsushita Electric Industrial Co., Ltd. | Atmospheric oven |
US5770835A (en) * | 1993-10-25 | 1998-06-23 | Fujitsu Limited | Process and apparatus and panel heater for soldering electronic components to printed circuit board |
US20010027606A1 (en) * | 1997-01-07 | 2001-10-11 | Hitachi, Ltd. | Semiconductor integrated circuit manufacturing method and bonding machine used for it |
US6168064B1 (en) * | 1997-02-24 | 2001-01-02 | Quad Systems Corporation | Method and apparatus for controlling a time/temperature profile of a reflow oven |
US6619531B1 (en) * | 1997-10-20 | 2003-09-16 | Fujitsu Limited | Temperature control method of solder bumps in reflow furnace, and reflow furnace |
US6544377B1 (en) * | 1997-11-20 | 2003-04-08 | Matsushita Electric Industrial Co., Ltd. | Heating and pressurizing apparatus for use in mounting electronic components, and apparatus and method for mounting electronic components |
US6097005A (en) * | 1998-08-20 | 2000-08-01 | Tokyo Electron Limited | Substrate processing apparatus and substrate processing method |
US6288376B1 (en) * | 1999-03-10 | 2001-09-11 | Mitsubishi Denki Kabushiki Kaisha | Method and apparatus for melting a bump by induction heating |
US6386422B1 (en) * | 2001-05-03 | 2002-05-14 | Asm Assembly Automation Limited | Solder reflow oven |
US6639189B2 (en) * | 2001-06-06 | 2003-10-28 | Fsi International, Inc. | Heating member for combination heating and chilling apparatus, and methods |
US20030102297A1 (en) * | 2001-12-03 | 2003-06-05 | Goenka Lakhi N. | System and method for mounting electronic components onto flexible substrates |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070077688A1 (en) * | 2005-09-16 | 2007-04-05 | Foxconn Advanced Technology Inc. | Method for manufacturing flexible printed circuit boards |
US7452754B2 (en) * | 2005-09-16 | 2008-11-18 | Foxconn Advanced Technology Inc. | Method for manufacturing flexible printed circuit boards |
US20120193400A1 (en) * | 2011-01-28 | 2012-08-02 | Hao-Chun Hsieh | Method and soldering system of soldering a dip component on a circuit board |
US8690041B2 (en) * | 2011-01-28 | 2014-04-08 | Wistron Corporation | Method and soldering system of soldering a DIP component on a circuit board |
US8740046B2 (en) | 2011-01-28 | 2014-06-03 | Wistron Corporation | Soldering system of soldering a dip component on a circuit board |
US9123860B2 (en) * | 2012-08-01 | 2015-09-01 | Flextronics Ap, Llc | Vacuum reflow voiding rework system |
US9180540B1 (en) | 2012-08-01 | 2015-11-10 | Flextronics Ap, Llc | Hot bar soldering |
US9252309B2 (en) | 2012-08-01 | 2016-02-02 | Flextronics Ap, Llc | Hot bar soldering |
US9263620B1 (en) | 2012-08-01 | 2016-02-16 | Flextronics Ap, Llc | Vacuum reflow voiding rework system |
US9272352B1 (en) | 2012-08-01 | 2016-03-01 | Flextronics Ap, Llc | Vacuum reflow voiding rework system |
US9293636B2 (en) | 2012-08-01 | 2016-03-22 | Flextronics Ap, Llc | Solar cell pad dressing |
CN104325205A (en) * | 2014-10-24 | 2015-02-04 | 苏州佑瑞检测技术有限公司 | Reflow soldering method of SMD (Surface Mounted Device) components |
US9884384B1 (en) | 2016-05-18 | 2018-02-06 | Flextronics Ap, Llc | Solder dross recovery module |
US11618107B2 (en) | 2018-02-02 | 2023-04-04 | Hamanakodenso Co., Ltd. | Device for manufacturing electric component and method for manufacturing electric component |
Also Published As
Publication number | Publication date |
---|---|
US20040002227A1 (en) | 2004-01-01 |
KR20030076456A (en) | 2003-09-26 |
CN1447406A (en) | 2003-10-08 |
CN1235274C (en) | 2006-01-04 |
JP3786091B2 (en) | 2006-06-14 |
US7562806B2 (en) | 2009-07-21 |
US6984125B2 (en) | 2006-01-10 |
JP2004006650A (en) | 2004-01-08 |
KR100574078B1 (en) | 2006-04-27 |
TW200305957A (en) | 2003-11-01 |
TWI240336B (en) | 2005-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7562806B2 (en) | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device | |
US7410826B2 (en) | Apparatus for manufacturing an electronic device, method of manufacturing an electronic device, and program for manufacturing an electronic device | |
US20030221853A1 (en) | Apparatus for manufacturing electronic device, method of manufacturing electronic device, and program for manufacturing electronic device | |
US7719100B2 (en) | Power semiconductor module with MOS chip | |
US8698053B2 (en) | Method for producing an electronic device | |
JP4493026B2 (en) | Method for manufacturing circuit board with cooling device | |
JP2583142B2 (en) | Manufacturing method of thermoelectric module | |
CN113036026B (en) | Method and apparatus for manufacturing semiconductor device | |
JP4785486B2 (en) | Electronic device manufacturing method and manufacturing apparatus | |
JPH11163025A (en) | Manufacture of semiconductor device | |
JP2000332063A (en) | Manufacture of film carrier tape for electronic component mounting and warpage reduction device of the tape | |
KR100415821B1 (en) | Power semiconductor module with heat sink | |
JPS6367740A (en) | Apparatus and method for tape bonding | |
JP3879687B2 (en) | Electronic circuit board manufacturing method | |
JPH07335691A (en) | Mounting structure of tape carrier package | |
JP2000306950A (en) | Flip chip mounting board, and its mounting method | |
JP2000216533A (en) | Solder melting apparatus for electronic component | |
JP2011077239A (en) | Method for manufacturing power module and power module manufactured by using the method | |
JPH0623280U (en) | Reflow soldering equipment | |
JPH08222610A (en) | Bonding device and bonding method | |
JPH0547844A (en) | Inner lead bonder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210721 |