US20050266672A1 - Wire-bonding method for chips with copper interconnects by introducing a thin layer - Google Patents
Wire-bonding method for chips with copper interconnects by introducing a thin layer Download PDFInfo
- Publication number
- US20050266672A1 US20050266672A1 US10/855,161 US85516104A US2005266672A1 US 20050266672 A1 US20050266672 A1 US 20050266672A1 US 85516104 A US85516104 A US 85516104A US 2005266672 A1 US2005266672 A1 US 2005266672A1
- Authority
- US
- United States
- Prior art keywords
- bonding
- wire
- copper
- pad
- thin layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48647—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/8503—Reshaping, e.g. forming the ball or the wedge of the wire connector
- H01L2224/85035—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball"
- H01L2224/85045—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball" using a corona discharge, e.g. electronic flame off [EFO]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/85048—Thermal treatments, e.g. annealing, controlled pre-heating or pre-cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8536—Bonding interfaces of the semiconductor or solid state body
- H01L2224/85375—Bonding interfaces of the semiconductor or solid state body having an external coating, e.g. protective bond-through coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
Definitions
- the present invention relates to the application field regarding IC packaging, particularly to a wire-bonding method for chips with copper interconnects by introducing a thin layer.
- VLSI Very Large Scale Integration
- the packaging test usually comprises a wafer attachment process, a wire-bonding process, etc., in which the wire-bonding process is conducted by a wire bonder for connecting a chip to a plurality of pins with metallic interconnects under a high-temperature and ultrasonic environment.
- the bonded interconnects serve as a bridge for transmitting signal and/or electric power between a chip and the external circuits.
- the RC constant of interconnect is increased rapidly because the resistance of the metal leading increases with decreasing line width and the interconnect capacitance increases with decreasing spacing, hence, a greater resistance and capacitance is inevitably resulted when the width of wire and the space between lead wires in chip are narrowed.
- the key point for obtaining a good yield in the wire-bonding process is to prevent the copper bonding-pad from being oxidized rapidly owing to the temperature of a bonding interface.
- the primary object of the present invention is to provide a wire-bonding method for chips with copper interconnects by introducing a thin layer to prevent the problem of oxidizing a copper bonding-pad during a bonding process.
- the wire-bonding method for chips with copper interconnects by introducing a thin layer comprises: providing a chip associated with a copper bonding-pad; providing an aqueous solution to form a Cuprous oxide thin layer on the copper bonding-pad; and setting copper interconnects on the copper bonding-pad and providing an ultrasonic power for removing the Cuprous oxide layer to have the copper interconnects bonded on the copper bonding-pad.
- the wire-bonding method for chips with copper interconnects by introducing a thin layer is advantageous in that a Cuprous oxide layer formed on the copper bonding-pad can prevent the pad from being oxidized further, and the layer is removable by ultrasonic power to ensure a better wire bonding.
- the aqueous solution can work to produce the Cuprous oxide layer on the copper bond-pad in a low cost.
- FIGS. 1A and 1B are schematic views showing a chip, a copper-bonding pad, and/or a thin layer of Cuprous oxide formed thereon, subsequently;
- FIGS. 2A through 2H are schematic views showing a wire-bonding method of the present invention.
- a chip 101 is provided thereon with a copper bonding-pad 102 .
- the chemical reaction of copper in an aqueous solution is known as: Cu ⁇ Cu + +e ⁇ (1)
- an aqueous solution with a pH value greater than 5 is provided to the upper surface of the copper bonding-pad 102 for reaction, and then, after 30-180 seconds in room temperature, the solution is removed away to form a thin layer 103 of Cuprous oxide (Cu 2 O) of 10-500 ⁇ in thickness attached on the surface of the copper bonding-pad 102 for protecting the copper bonding-pad 102 from being oxidized. Since the created Cuprous oxide 103 is rigid and fragile, it can be shocked and crushed easily by ultrasonic power and therefore removed away to expose the copper bonding-pad 102 .
- the aqueous solution applied could be a solution of any kind having a pH value between 5-14, including a weak acid, neutral, weak alkaline, or active alkaline aqueous solution.
- aqueous solution there is no specified quantity of aqueous solution to be provided on the surface of the copper bonding-pad 102 , and it is considered good enough as long as it can fully cover the surface of the copper bonding-pad 102 .
- FIGS. 2A-2H show a wire-bonding method in accordance with the present invention
- a wire-penetrating process of the wire-bonding method is shown in FIG. 2A , in which a bonding wire 301 is guided to penetrate through a fixture 202 and a steel cylinder 201 , where the bonding wire 301 could be made of gold.
- FIG. 2B shows a ball-forming process of the wire-bonding method, in which a spark 204 is ignited by an igniter 203 to hence form a bonding ball 302 .
- FIG. 2C shows a positioning process of the wire-bonding method, in which the chip 101 is located exactly under the steel cylinder 201 in alignment with the copper bonding-pad 102 .
- This arrangement provides a preheat and ultrasonic environment, in which the temperature range of the preheat environment is 200-260° C., and the rigid and fragile thin layer of Cuprous oxide (not shown) on the copper bonding pad 102 can be removed easily by the ultrasonic waves.
- FIG. 2D shows a bonding process of the wire-bonding method for a first bonding point, in which the steel cylinder 201 is moved downwards to allow the bonding ball 302 to contact the copper bonding-pad 102 to be bonded thereon.
- FIG. 2E shows a rising process of the wire-bonding method for the steel cylinder 201 to enable the bonding wire 301 to extend an extra length owing to the unclosed fixture 202 .
- FIG. 2F shows a forming process of the wire-bonding method for a bonding wire loop, in which the steel cylinder 201 is moved above and aligned with a lead frame 401 , and at this time, the bonding wire 301 is dragged out to form a loop structure 303 .
- FIG. 2G shows a bonding process of the wire-bonding method for a second bonding point, in which the steel cylinder 201 descends to allow the bonding wire 301 to contact with and get bonded on the lead frame 401 to form the second bonding point.
- FIG. 2H shows a wire-tearing process of the wire-bonding method, in which the steel cylinder 201 rises to close up the fixture 202 , where the bonding wire 301 is torn and broken to have the integral loop structure 303 of bonding wire completed.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to the application field regarding IC packaging, particularly to a wire-bonding method for chips with copper interconnects by introducing a thin layer.
- 2. The Prior Arts
- In the VLSI (Very Large Scale Integration) era today, an IC chip is made through several steps including wafer fabricating process, wafer test, VLSI forming process, and finally, IC packaging test.
- The packaging test usually comprises a wafer attachment process, a wire-bonding process, etc., in which the wire-bonding process is conducted by a wire bonder for connecting a chip to a plurality of pins with metallic interconnects under a high-temperature and ultrasonic environment. The bonded interconnects serve as a bridge for transmitting signal and/or electric power between a chip and the external circuits. Since, almost all the makers have made different efforts to try minimizing the volume of chip as smaller as possible, and accompanying with the scaling-down semiconductor devices, the RC constant of interconnect is increased rapidly because the resistance of the metal leading increases with decreasing line width and the interconnect capacitance increases with decreasing spacing, hence, a greater resistance and capacitance is inevitably resulted when the width of wire and the space between lead wires in chip are narrowed.
- On the other hand, the performance of deep sub-micron integrated circuit cannot be further improved since the delay of signal in the interconnect would exceed the delay of signal in the device. Therefore, it is necessary to use interconnects with better conductivity to replace conventional Aluminum. Copper has been identified as the best candidate due to its low resistivity, high electromigration resistance and likely lower processing cost. However, one of the disadvantages of copper is that copper is readily oxidized at low temperature, and unlike the oxidation of aluminum, the oxidation rate of copper is fast, and no self-protective oxide layer forms to prevent further oxidation. Such characteristic will deteriorate the effect in transmitting the frictional power of ultrasonic vibrations to the surface of the copper bonding-pad while bonding interconnects to the chip, so that the efficiency for stripping the oxide layer off and obtaining therethrough a smooth bonding on the surface of the copper bonding-pad is retarded, and accordingly is the yield rate. Hence, the key point for obtaining a good yield in the wire-bonding process is to prevent the copper bonding-pad from being oxidized rapidly owing to the temperature of a bonding interface.
- For improvements, two ways have been suggested: (1) An inertia gas (Ar) is applied to a chip during the wire-bonding process to protect the surface thereof and lower down the temperature to slow down oxidation. (2) A thin barrier layer, a Titanium layer for example, is sputtered on the surface of a chip to prevent oxidation of the copper-bonding pad. These ways are capable of avoiding oxidation of the copper bonding-pad and enhancing the strength of bonding points though, they are both expensive and troublesome.
- The primary object of the present invention is to provide a wire-bonding method for chips with copper interconnects by introducing a thin layer to prevent the problem of oxidizing a copper bonding-pad during a bonding process.
- The wire-bonding method for chips with copper interconnects by introducing a thin layer comprises: providing a chip associated with a copper bonding-pad; providing an aqueous solution to form a Cuprous oxide thin layer on the copper bonding-pad; and setting copper interconnects on the copper bonding-pad and providing an ultrasonic power for removing the Cuprous oxide layer to have the copper interconnects bonded on the copper bonding-pad.
- The wire-bonding method for chips with copper interconnects by introducing a thin layer is advantageous in that a Cuprous oxide layer formed on the copper bonding-pad can prevent the pad from being oxidized further, and the layer is removable by ultrasonic power to ensure a better wire bonding.
- With a proper control of pH value, the aqueous solution can work to produce the Cuprous oxide layer on the copper bond-pad in a low cost.
- For more detailed information regarding advantages or features of the present invention, at least one example of preferred embodiment will be described below with reference to the annexed drawings.
- The related drawings in connection with the detailed description of the present invention to be made later are described briefly as follows, in which:
-
FIGS. 1A and 1B are schematic views showing a chip, a copper-bonding pad, and/or a thin layer of Cuprous oxide formed thereon, subsequently; and -
FIGS. 2A through 2H are schematic views showing a wire-bonding method of the present invention. - As shown in
FIG. 1A , achip 101 is provided thereon with a copper bonding-pad 102. The chemical reaction of copper in an aqueous solution is known as:
Cu⇄Cu++e− (1)
Cu⇄Cu2++2e− (2)
2Cu++H2O⇄Cu2O+2H+ (3) - According to the principle of Le Chatelier, a system would always react in such a way as to tend to counteract the original alteration when the system is in equilibrium and one of the factors, which determine the equilibrium point, is altered. It is understood from reaction (3) that H+ is supposed to move to the left side when its concentration is raised up. If the concentration of H+ goes up, the aqueous solution is becoming acidified and the pH value is lowered (the higher the H+, the lower the pH value), or vice versa. Therefore, it is possible to keep the reaction going toward the right hand to produce Cuprous oxide (Cu2O) should the concentration of H+ is controlled properly under a predetermined level. A preferred concentration of H+ below 10−5M/L, or a pH value greater than 5, is found by experiments.
- As shown in
FIG. 1B , an aqueous solution with a pH value greater than 5 is provided to the upper surface of the copper bonding-pad 102 for reaction, and then, after 30-180 seconds in room temperature, the solution is removed away to form athin layer 103 of Cuprous oxide (Cu2O) of 10-500 Å in thickness attached on the surface of the copper bonding-pad 102 for protecting the copper bonding-pad 102 from being oxidized. Since the createdCuprous oxide 103 is rigid and fragile, it can be shocked and crushed easily by ultrasonic power and therefore removed away to expose the copper bonding-pad 102. - The aqueous solution applied could be a solution of any kind having a pH value between 5-14, including a weak acid, neutral, weak alkaline, or active alkaline aqueous solution.
- Moreover, there is no specified quantity of aqueous solution to be provided on the surface of the copper bonding-
pad 102, and it is considered good enough as long as it can fully cover the surface of the copper bonding-pad 102. - With reference to
FIGS. 2A-2H , which show a wire-bonding method in accordance with the present invention, a wire-penetrating process of the wire-bonding method is shown inFIG. 2A , in which abonding wire 301 is guided to penetrate through afixture 202 and asteel cylinder 201, where thebonding wire 301 could be made of gold. -
FIG. 2B shows a ball-forming process of the wire-bonding method, in which aspark 204 is ignited by anigniter 203 to hence form abonding ball 302. -
FIG. 2C shows a positioning process of the wire-bonding method, in which thechip 101 is located exactly under thesteel cylinder 201 in alignment with the copper bonding-pad 102. This arrangement provides a preheat and ultrasonic environment, in which the temperature range of the preheat environment is 200-260° C., and the rigid and fragile thin layer of Cuprous oxide (not shown) on thecopper bonding pad 102 can be removed easily by the ultrasonic waves. -
FIG. 2D shows a bonding process of the wire-bonding method for a first bonding point, in which thesteel cylinder 201 is moved downwards to allow thebonding ball 302 to contact the copper bonding-pad 102 to be bonded thereon. -
FIG. 2E shows a rising process of the wire-bonding method for thesteel cylinder 201 to enable thebonding wire 301 to extend an extra length owing to theunclosed fixture 202. -
FIG. 2F shows a forming process of the wire-bonding method for a bonding wire loop, in which thesteel cylinder 201 is moved above and aligned with alead frame 401, and at this time, thebonding wire 301 is dragged out to form aloop structure 303. -
FIG. 2G shows a bonding process of the wire-bonding method for a second bonding point, in which thesteel cylinder 201 descends to allow thebonding wire 301 to contact with and get bonded on thelead frame 401 to form the second bonding point. -
FIG. 2H shows a wire-tearing process of the wire-bonding method, in which thesteel cylinder 201 rises to close up thefixture 202, where thebonding wire 301 is torn and broken to have theintegral loop structure 303 of bonding wire completed. - In the above described, at least one preferred embodiment has been described in detail with reference to the drawings annexed, and it is apparent that numerous changes or modifications may be made without departing from the true spirit and scope thereof, as set forth in the claims below.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/855,161 US6962864B1 (en) | 2004-05-26 | 2004-05-26 | Wire-bonding method for chips with copper interconnects by introducing a thin layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/855,161 US6962864B1 (en) | 2004-05-26 | 2004-05-26 | Wire-bonding method for chips with copper interconnects by introducing a thin layer |
Publications (2)
Publication Number | Publication Date |
---|---|
US6962864B1 US6962864B1 (en) | 2005-11-08 |
US20050266672A1 true US20050266672A1 (en) | 2005-12-01 |
Family
ID=35206951
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/855,161 Expired - Fee Related US6962864B1 (en) | 2004-05-26 | 2004-05-26 | Wire-bonding method for chips with copper interconnects by introducing a thin layer |
Country Status (1)
Country | Link |
---|---|
US (1) | US6962864B1 (en) |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8372741B1 (en) * | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
US8525314B2 (en) | 2004-11-03 | 2013-09-03 | Tessera, Inc. | Stacked packaging improvements |
US8618659B2 (en) | 2011-05-03 | 2013-12-31 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US8623706B2 (en) | 2010-11-15 | 2014-01-07 | Tessera, Inc. | Microelectronic package with terminals on dielectric mass |
US8728865B2 (en) | 2005-12-23 | 2014-05-20 | Tessera, Inc. | Microelectronic packages and methods therefor |
US8836136B2 (en) | 2011-10-17 | 2014-09-16 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US8883563B1 (en) | 2013-07-15 | 2014-11-11 | Invensas Corporation | Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US8975738B2 (en) | 2012-11-12 | 2015-03-10 | Invensas Corporation | Structure for microelectronic packaging with terminals on dielectric mass |
US9023691B2 (en) | 2013-07-15 | 2015-05-05 | Invensas Corporation | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation |
US9034696B2 (en) | 2013-07-15 | 2015-05-19 | Invensas Corporation | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation |
US9082753B2 (en) | 2013-11-12 | 2015-07-14 | Invensas Corporation | Severing bond wire by kinking and twisting |
US9087815B2 (en) | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US9214454B2 (en) | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
US9224717B2 (en) | 2011-05-03 | 2015-12-29 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9324681B2 (en) | 2010-12-13 | 2016-04-26 | Tessera, Inc. | Pin attachment |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US9530749B2 (en) | 2015-04-28 | 2016-12-27 | Invensas Corporation | Coupling of side surface contacts to a circuit platform |
US9553076B2 (en) | 2010-07-19 | 2017-01-24 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9601454B2 (en) | 2013-02-01 | 2017-03-21 | Invensas Corporation | Method of forming a component having wire bonds and a stiffening layer |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US10937720B2 (en) | 2018-03-29 | 2021-03-02 | Infineon Technologies Austria Ag | Semiconductor device with copper structure |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110209505A1 (en) * | 2004-07-16 | 2011-09-01 | Eric Michael Thompson | Knitted glove with modified variable plating having a reinforced region |
EP1797228B1 (en) * | 2004-07-16 | 2010-11-17 | Ansell Healthcare Products LLC | Knitted glove with controlled stitch stretch capability |
US7908891B2 (en) * | 2004-07-16 | 2011-03-22 | Ansell Healthcare Products Llc | Knitted glove |
US7555921B2 (en) * | 2004-07-16 | 2009-07-07 | Ansell Healthcare Products Llc | Knitted glove with controlled stitch stretch capability and enhanced cuff |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5756380A (en) * | 1995-11-02 | 1998-05-26 | Motorola, Inc. | Method for making a moisture resistant semiconductor device having an organic substrate |
US5955782A (en) * | 1995-06-07 | 1999-09-21 | International Business Machines Corporation | Apparatus and process for improved die adhesion to organic chip carriers |
US6770971B2 (en) * | 2002-06-14 | 2004-08-03 | Casio Computer Co., Ltd. | Semiconductor device and method of fabricating the same |
-
2004
- 2004-05-26 US US10/855,161 patent/US6962864B1/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5955782A (en) * | 1995-06-07 | 1999-09-21 | International Business Machines Corporation | Apparatus and process for improved die adhesion to organic chip carriers |
US5756380A (en) * | 1995-11-02 | 1998-05-26 | Motorola, Inc. | Method for making a moisture resistant semiconductor device having an organic substrate |
US6770971B2 (en) * | 2002-06-14 | 2004-08-03 | Casio Computer Co., Ltd. | Semiconductor device and method of fabricating the same |
Cited By (76)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9570416B2 (en) | 2004-11-03 | 2017-02-14 | Tessera, Inc. | Stacked packaging improvements |
US8927337B2 (en) | 2004-11-03 | 2015-01-06 | Tessera, Inc. | Stacked packaging improvements |
US8525314B2 (en) | 2004-11-03 | 2013-09-03 | Tessera, Inc. | Stacked packaging improvements |
US8531020B2 (en) | 2004-11-03 | 2013-09-10 | Tessera, Inc. | Stacked packaging improvements |
US9153562B2 (en) | 2004-11-03 | 2015-10-06 | Tessera, Inc. | Stacked packaging improvements |
US8728865B2 (en) | 2005-12-23 | 2014-05-20 | Tessera, Inc. | Microelectronic packages and methods therefor |
US9984901B2 (en) | 2005-12-23 | 2018-05-29 | Tessera, Inc. | Method for making a microelectronic assembly having conductive elements |
US9218988B2 (en) | 2005-12-23 | 2015-12-22 | Tessera, Inc. | Microelectronic packages and methods therefor |
US9123664B2 (en) | 2010-07-19 | 2015-09-01 | Tessera, Inc. | Stackable molded microelectronic packages |
US9553076B2 (en) | 2010-07-19 | 2017-01-24 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US9570382B2 (en) | 2010-07-19 | 2017-02-14 | Tessera, Inc. | Stackable molded microelectronic packages |
US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
US8907466B2 (en) | 2010-07-19 | 2014-12-09 | Tessera, Inc. | Stackable molded microelectronic packages |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
US8623706B2 (en) | 2010-11-15 | 2014-01-07 | Tessera, Inc. | Microelectronic package with terminals on dielectric mass |
US8637991B2 (en) | 2010-11-15 | 2014-01-28 | Tessera, Inc. | Microelectronic package with terminals on dielectric mass |
US8957527B2 (en) | 2010-11-15 | 2015-02-17 | Tessera, Inc. | Microelectronic package with terminals on dielectric mass |
US8659164B2 (en) | 2010-11-15 | 2014-02-25 | Tessera, Inc. | Microelectronic package with terminals on dielectric mass |
US9324681B2 (en) | 2010-12-13 | 2016-04-26 | Tessera, Inc. | Pin attachment |
US9691731B2 (en) | 2011-05-03 | 2017-06-27 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9224717B2 (en) | 2011-05-03 | 2015-12-29 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US11424211B2 (en) | 2011-05-03 | 2022-08-23 | Tessera Llc | Package-on-package assembly with wire bonds to encapsulation surface |
US8618659B2 (en) | 2011-05-03 | 2013-12-31 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9093435B2 (en) | 2011-05-03 | 2015-07-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US8836136B2 (en) | 2011-10-17 | 2014-09-16 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9252122B2 (en) | 2011-10-17 | 2016-02-02 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US11735563B2 (en) | 2011-10-17 | 2023-08-22 | Invensas Llc | Package-on-package assembly with wire bond vias |
US11189595B2 (en) | 2011-10-17 | 2021-11-30 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9761558B2 (en) | 2011-10-17 | 2017-09-12 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9041227B2 (en) | 2011-10-17 | 2015-05-26 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US10756049B2 (en) | 2011-10-17 | 2020-08-25 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9105483B2 (en) | 2011-10-17 | 2015-08-11 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9691679B2 (en) | 2012-02-24 | 2017-06-27 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US8372741B1 (en) * | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US8772152B2 (en) | 2012-02-24 | 2014-07-08 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9917073B2 (en) | 2012-07-31 | 2018-03-13 | Invensas Corporation | Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
US8975738B2 (en) | 2012-11-12 | 2015-03-10 | Invensas Corporation | Structure for microelectronic packaging with terminals on dielectric mass |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9615456B2 (en) | 2012-12-20 | 2017-04-04 | Invensas Corporation | Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface |
US9095074B2 (en) | 2012-12-20 | 2015-07-28 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9601454B2 (en) | 2013-02-01 | 2017-03-21 | Invensas Corporation | Method of forming a component having wire bonds and a stiffening layer |
US8883563B1 (en) | 2013-07-15 | 2014-11-11 | Invensas Corporation | Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US9633979B2 (en) | 2013-07-15 | 2017-04-25 | Invensas Corporation | Microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US9034696B2 (en) | 2013-07-15 | 2015-05-19 | Invensas Corporation | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation |
US9023691B2 (en) | 2013-07-15 | 2015-05-05 | Invensas Corporation | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9082753B2 (en) | 2013-11-12 | 2015-07-14 | Invensas Corporation | Severing bond wire by kinking and twisting |
US9087815B2 (en) | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US9893033B2 (en) | 2013-11-12 | 2018-02-13 | Invensas Corporation | Off substrate kinking of bond wire |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9837330B2 (en) | 2014-01-17 | 2017-12-05 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US11404338B2 (en) | 2014-01-17 | 2022-08-02 | Invensas Corporation | Fine pitch bva using reconstituted wafer with area array accessible for testing |
US10529636B2 (en) | 2014-01-17 | 2020-01-07 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9812433B2 (en) | 2014-03-31 | 2017-11-07 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
US9214454B2 (en) | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
US9356006B2 (en) | 2014-03-31 | 2016-05-31 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
US10032647B2 (en) | 2014-05-29 | 2018-07-24 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US10475726B2 (en) | 2014-05-29 | 2019-11-12 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9530749B2 (en) | 2015-04-28 | 2016-12-27 | Invensas Corporation | Coupling of side surface contacts to a circuit platform |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US10937720B2 (en) | 2018-03-29 | 2021-03-02 | Infineon Technologies Austria Ag | Semiconductor device with copper structure |
DE102018107563B4 (en) | 2018-03-29 | 2022-03-03 | Infineon Technologies Austria Ag | SEMICONDUCTOR DEVICE WITH COPPER STRUCTURE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE |
Also Published As
Publication number | Publication date |
---|---|
US6962864B1 (en) | 2005-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6962864B1 (en) | Wire-bonding method for chips with copper interconnects by introducing a thin layer | |
JP4373866B2 (en) | Manufacturing method of semiconductor device | |
TWI336920B (en) | Pad structure and forming method of the same | |
US7361993B2 (en) | Terminal pad structures and methods of fabricating same | |
TWI313921B (en) | Semiconductor device having a bond pad and method therefor | |
JP5797873B2 (en) | Integrated circuit having bond pads with improved thermal and mechanical properties | |
TW567591B (en) | Method of connecting a conductive trace to a semiconductor chip | |
JP2002164437A (en) | Integrated power circuit with dispersed bonding and current distribution and its method | |
US6110816A (en) | Method for improving bondability for deep-submicron integrated circuit package | |
JP2003209134A (en) | Semiconductor device and its manufacturing method | |
EP0723294A2 (en) | Semiconductor device having a bond pad and a process for forming the device | |
US20060082000A1 (en) | Structure and method for contact pads having a recessed bondable metal plug over of copper-metallized integrated circuits | |
TW582097B (en) | Power pads for application of high current per bond pad in silicon technology | |
JP2004349593A (en) | Semiconductor device and method for manufacturing the same | |
TW201133738A (en) | Integrated circuit chip | |
JP2009164607A (en) | Bonding pad structure, manufacturing method thereof, and semiconductor package including bonding pad structure | |
US20100181675A1 (en) | Semiconductor package with wedge bonded chip | |
US20120299187A1 (en) | Aluminum Bond Pad With Trench Thinning for Fine Pitch Ultra-Thick Aluminum Products | |
KR101349373B1 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
JP3970211B2 (en) | Semiconductor device and manufacturing method thereof | |
US20050224984A1 (en) | Structure and method for contact pads having a protected bondable metal plug over copper-metallized integrated circuits | |
JP2006128353A (en) | Semiconductor apparatus and its manufacturing method | |
JP4282514B2 (en) | Manufacturing method of semiconductor device | |
US20200294971A1 (en) | Semiconductor device and method of manufacturing the same | |
JP2006128171A (en) | Semiconductor apparatus and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NATIONAL CHUNG CHENG UNIVERSITY, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JENG, YEAU-REN;CHIU, SANG-MAO;REEL/FRAME:015403/0410 Effective date: 20040518 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20171108 |