US20050224939A1 - Semiconductor device and method for manufacturing same - Google Patents
Semiconductor device and method for manufacturing same Download PDFInfo
- Publication number
- US20050224939A1 US20050224939A1 US11/100,541 US10054105A US2005224939A1 US 20050224939 A1 US20050224939 A1 US 20050224939A1 US 10054105 A US10054105 A US 10054105A US 2005224939 A1 US2005224939 A1 US 2005224939A1
- Authority
- US
- United States
- Prior art keywords
- wiring pattern
- semiconductor element
- insulating tape
- semiconductor device
- protrusion electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/165—Material
- H01L2224/16501—Material at the bonding interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/2939—Base material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29399—Coating material
- H01L2224/294—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/2954—Coating
- H01L2224/29599—Material
- H01L2224/29698—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29798—Fillers
- H01L2224/29799—Base material
- H01L2224/2989—Base material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/75251—Means for applying energy, e.g. heating means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/75252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/8182—Diffusion bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/83051—Forming additional members, e.g. dam structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
Definitions
- the present invention relates to a semiconductor device and a method for manufacturing the same, more particularly, to a semiconductor device prepared by mounting, by means of bonding, a semiconductor element on a flexible wiring substrate that is called COF (Chip ON Film), and a method for manufacturing the same.
- COF Chip ON Film
- TCP Transmission Carrier Package
- an opening section is formed in advance in that portion of an insulating tape on which the semiconductor element is to be mounted, the opening section penetrating through the insulating tape.
- the semiconductor element is connected with a tip portion of a wiring pattern cantilevered over the opening section.
- COF Chip On Film
- COF Chip On Film
- the COF has no opening section for mounting the semiconductor element: in COF the semiconductor is mounted by being bonded on a surface of a thin insulating tape.
- the flexible wiring substrate of the COF to be, for example, a thin insulting film that can be freely bended.
- Each wire of the wiring pattern provided on a surface of the thin film insulating tape is electrically connected with a corresponding terminal of the semiconductor element.
- an external connection section of the thin film insulating tape is connected with a liquid crystal panel, a printed substrate, or the like.
- the other portion of the wiring pattern is an exposed portion thereof.
- the exposed portion of the wiring pattern is coated with a solder resist, thereby to be insulated.
- the use of COF is increasing, so as to allow to increase a number of pins.
- the thin film insulting tape of the COF should be so configured that (i) a connection section through which the thin film insulating tape is connected with the semiconductor and (ii) the external connection section of the wiring pattern are fine-pitched, and that the thin film insulating tape and the wiring pattern are thinner.
- the inner leads should have a smaller width and thinner thickness.
- Patent Document 1 An example (conventional Example 1) of a method for manufacturing a COF 31 is explained below, referring to FIGS. 11 ( a ) to 11 ( e ). In this method, thermocompression bonding is adopted.
- Japanese Patent Application Publication No. 2001-176918 Japanese Patent Application Publication No. 2001-176918 (Tokukai 2001-176918; published on Jun. 29, 2001; hereinafter referred to as Patent Document 1).
- FIG. 11 ( a ) A wiring pattern 22 is illustrated.
- the wiring pattern 22 provided on a thin film insulating tape 21 is prepared by plating Au on a Ni background prepared by plating.
- the pattern 22 has a connection section 24 .
- a resist 25 is so applied on the pattern 22 that the connection 24 is left exposed.
- a protrusion electrode 26 is positioned on the connection section 24 of the wiring pattern 22 .
- the protrusion electrode 26 is an Au bump.
- the semiconductor element 23 and the wiring pattern 22 of the thin film insulating tape 21 are bonded by thermocompression bonding performed at a high temperature in a range of 400° C. to 450° C. with a pressure in a range of 0.1 to 0.3N per bump, the pressure applied along direction D 6 .
- the wiring pattern 22 is bonded such that the protrusion electrode 26 is intruded into the wiring pattern 22 .
- a diffusion layer or an alloy layer is formed at a portion 32 , at which the wiring pattern 22 and the protrusion electrode 26 are bonded.
- an under-fill resin 27 is introduced in a gap between the semiconductor element 23 and the thin film insulating tape 21 by causing the under-fill resin 27 to flow in direction D 7 from a nozzle 30 , as illustrated in FIG. 11 ( d ).
- the under-fill resin 27 is thermoset by heat application, thereby firmly bonding the semiconductor 23 and the thin film insulating tape 21 .
- thermocompression bonding has several problems.
- One of the problems is the use of high temperature of 400° C. or more in bonding. This causes a significant expansion/shrinkage in the wiring pattern at the connection section due to thermal expansion, thermal shrinkage, and moisture absorption and dehydration. This results in cumulative dimensional error in the connection section of the wiring pattern, causing connection failure more liable.
- the use of high pressure is also a problem.
- the application of high pressure likely causes deformation of the wiring pattern at the connection section so that the wiring pattern is deformed by the semiconductor element around the protrusion electrode of the semiconductor element. This likely causes defect caused by touching (edge touch) of the wiring pattern with the semiconductor.
- an MBB Micro Bump Bonding
- NCP Non Conductive Paste
- ACP Antisotropic Conductive Paste
- MBB Micro Bump Bonding
- NCP Non Conductive Paste
- ACP Antisotropic Conductive Paste
- NCP and the like methods allow bonding at low temperature: an insulating resin is intervened between a semiconductor and an insulating tape (flexible wiring substrate) and a protrusion electrode of the semiconductor element and a wiring pattern of the flexible wiring substrate are bonded together and sealed with the insulating resin at the same time.
- the NCP and the like methods are effective for attaining fine-pitched and thin wiring pattern to allow the wiring pattern to have a large number of pins.
- the NCP and the like methods are also effective for preventing the “edge touch”, which is likely caused in such fine-pitched and thin wiring pattern. Many studies have be made on the NCP and the like methods.
- Patent Document 2 Japanese Patent Application Publication No. 60-262430 (Tokukaisho No. 60-262430, published on Dec. 25, 1985; hereinafter Patent Document 2), Japanese Patent Application Publication No. 63-151033 (Tokukaisho No. 60-262430, published on Jun. 23, 1988; hereinafter Patent Document 3), and the like.
- FIG. 13 is a cross sectional view taken on C-C of a plane view of FIG. 12 .
- members having the same function as the conventional Example 1 are labeled with the same reference numerals.
- a photocuring or thermosetting resin 27 is applied on a wiring pattern 22 of a wiring substrate (insulating tape) firstly as illustrated in FIGS. 13 ( a ) and 13 ( b ).
- a protrusion electrode 26 is positioned on a connection section 24 of the wiring pattern 22 and then pressed in Direction 9 .
- the resin 27 between the protrusion electrode 26 and the wiring pattern 22 is pushed away in Direction 10 , thereby to attain an electric connection simply by pressing the protrusion electrode 26 to be in contact with the connection section 24 of the wiring pattern 22 .
- This also causes the resin 27 to reach a circumference of the semiconductor 23 .
- the resin 27 is exposed to light or heated as indicated by Direction 11 , thereby photocuring/thermosetting the resin 27 .
- the semiconductor 23 and the wiring substrate 21 are firmly bonded.
- the heat applied is 150° C. or lower.
- FIG. 14 is a cross sectional view taken on C-′C of the plane view of FIG. 12 .
- thermosetting resin 7 is applied on a wiring pattern 22 of the wiring substrate 21 .
- a protrusion electrode 26 is positioned on a connection section 24 of the wiring pattern 22 , so that the protrusion electrode 26 is in contact with the connection section 24 . Then, the semiconductor 23 is pressed toward the wiring substrate 21 by using a pulse heating tool.
- connection strength connection reliability
- the insulating resin might be peeled off from the thin film insulating tape or from the semiconductor element due to a force occurred due to a difference between materials of the thin film insulating tape, semiconductor element, and the insulating resin when thermal expansion and thermal shrinkage are repeated as a result of the temperature cycle.
- the peeling-off may similarly occur. The peeling-off causes poor electric connection between the thin film insulating tape of the wiring pattern and the protrusion electrode of the semiconductor element.
- an object of the present invention is to provide a semiconductor device and a method for manufacturing the same, the semiconductor device having improved bonding reliability between a protrusion electrode and a wiring pattern of a thin film insulating tape, and yield.
- a semiconductor device present invention is arranged to include an insulating tape on which a plurality of wiring patterns are provided; a semiconductor element having protrusion electrodes that are respectively electrically connected with the insulting tape via the corresponding wiring patterns; an insulating resin provided between the semiconductor element and the insulating tape; and connection sections (i) respectively provided in those facing regions of the wiring patterns which respectively faces the corresponding protrusion electrodes, and (ii) connected with the corresponding protrusion electrodes in such a manner that the connection sections deform and intrude into the corresponding protrusion electrodes, while pushing away the insulating resin.
- the wiring patterns are provided on the insulating tape.
- the insulating tape is a thin film insulating tape.
- the insulating tape is connected, e.g. with an external connection terminal, to which the wiring patterns are connected. By accessing to the external connection terminal of the insulating tape, it is possible to access to the semiconductor element via the wiring patterns.
- the wiring patterns of the insulating tape are respectively provided with the connection sections which are to intrude respectively into the protrusion sections of the semiconductor element, deforming the protrusion sections.
- the insulating resin is provided between the semiconductor element and the insulating tape. The insulating resin is applied, for example, in such a manner that the connection sections of the insulating tape is coated with the insulating resin.
- the semiconductor element and the insulating tape thus prepared are bonded together by applying pressure.
- the protrusion electrodes are positioned to face the connection sections of the insulating tape, respectively.
- the pressure is applied on the semiconductor element.
- the connection sections pushed away the insulating resin provided between the protrusion electrodes and the connection sections, and intrude into the protrusion electrodes, deforming the protrusion electrodes, thereby to be electrically connected with the protrusion electrodes.
- the wiring patterns and the protrusion electrodes are not only in contact with each other as a result of the pressure application: the connection is associated with deformation of the protrusion electrodes. This causes the writing patterns to be connected with the protrusion electrodes having a complex shape, thereby increasing connection area and thus attaining a firm connection.
- the insulating resin intervenes between the semiconductor element and the insulating tape in connecting the wiring pattern and the protrusion electrode. This prevents the semiconductor element and the insulating tape to be connected at an undesirable location except the region where the protrusion electrode and the connection section face each other. This prevents a defect caused by edge touch.
- the bonding does not require high temperature of 400° C. or more. Therefore, no unnecessary shrinkage of the wiring patterns in the connection section occurs. This prevents cumulative dimensional error in the wiring pattern, and connection defect caused thereby.
- thermocompression method the thermocompression method and the low-temperature bonding method such as the NCP and the like methods.
- a method of the present invention for manufacturing a semiconductor device comprising (i) an insulating tape on which a plurality of wiring patterns are provided, and (ii) a semiconductor element having protrusion electrodes that are to be respectively electrically connected with the insulting tape via the wiring patterns, is so arranged as to include (a) preparing connection sections respectively in those facing regions of the wiring patterns which respectively face the corresponding protrusion electrodes, and providing an insulating resin between the semiconductor element and the insulating tape; and (b) connecting the connection sections respectively with the corresponding protrusion electrodes in such a manner that the connection sections respectively deform and intrude into the corresponding protrusion electrodes, while pushing away the insulating resin.
- a COF semiconductor device can be manufactured by using this method.
- a semiconductor module device can be manufactured by using the COF semiconductor device.
- FIG. 1 is a plane view illustrating an insulating tape of a semiconductor device according to an exemplary embodiment of the present invention.
- FIG. 2 ( a ) is a cross sectional view taken on A-A′ of FIG. 1
- FIG. 2 ( b ) is a cross sectional view illustrating a different state from that illustrated in FIG. 2 ( a ).
- FIG. 2 ( c ) is a cross sectional view illustrating a different state from that illustrated in FIG. 2 ( a ).
- FIG. 2 ( d ) is a cross sectional view illustrating a different state from that illustrated in FIG. 2 ( a ).
- FIG. 3 is a plane view illustrating part of FIG. 1 in enlargement.
- FIG. 4 ( a ) is a cross sectional view illustrating a modification of the semiconductor device of FIG. 2 .
- FIG. 4 ( b ) is a cross sectional view illustrating a different state from that illustrated in FIG. 4 ( a ).
- FIG. 4 ( c ) is a cross sectional view illustrating a different state from that illustrated in FIG. 4 ( a ).
- FIG. 4 ( d ) is a cross sectional view illustrating a different state from that illustrated in FIG. 4 ( a ).
- FIG. 4 ( e ) is a cross sectional view illustrating a different state from that illustrated in FIG. 4 ( a ).
- FIG. 5 is a plane view illustrating an insulating tape of another modification of the semiconductor device.
- FIG. 6 ( a ) is a cross sectional view taken on A-A′ of FIG. 5 .
- FIG. 6 ( b ) is a cross sectional view illustrating a different state from that illustrated in FIG. 6 ( a ).
- FIG. 6 ( c ) is a cross sectional view illustrating a different state from that illustrated in FIG. 6 ( a ).
- FIG. 6 ( d ) is a cross sectional view illustrating a different state from that illustrated in FIG. 6 ( a ).
- FIG. 7 is a cross-sectional view of the semiconductor device taken on B-B′ of FIG. 6 ( d ).
- FIG. 8 is a plane view illustrating part of FIG. 5 in enlargement.
- FIG. 9 is a cross sectional view of still another modification of the semiconductor device, different from that illustrated in FIG. 7 .
- FIG. 10 ( a ) is a cross sectional view illustrating yet another modification of the semiconductor device illustrated in FIG. 6 .
- FIG. 10 ( b ) is a cross sectional view illustrating a different state from that illustrated in FIG. 10 ( a ).
- FIG. 10 ( c ) is a cross sectional view illustrating a different state from that illustrated in FIG. 10 ( a ).
- FIG. 10 ( d ) is a cross sectional view illustrating a further different state.
- FIG. 11 ( a ) is a cross sectional view illustrating an example of a conventional semiconductor device.
- FIG. 11 ( b ) is a cross sectional view illustrating a different state from that illustrated in FIG. 11 ( a ).
- FIG. 11 ( c ) is a cross sectional view illustrating a different state from that illustrated in FIG. 11 ( a ).
- FIG. 11 ( d ) is a cross sectional view illustrating a different state from that illustrated in FIG. 11 ( a ).
- FIG. 11 ( e ) is a cross sectional view illustrating a different state from that illustrated in FIG. 11 ( a ).
- FIG. 12 is a plane view illustrating an insulating tape of an example of the conventional semiconductor device.
- FIG. 13 ( a ) is a cross sectional view illustrating another example of the conventional semiconductor device.
- FIG. 13 ( b ) is a cross sectional view illustrating a different state from that illustrated in FIG. 13 ( a ).
- FIG. 13 ( c ) is a cross sectional view illustrating a different state from that illustrated in FIG. 13 ( a ).
- FIG. 13 ( d ) is a cross sectional view illustrating a different state from that illustrated in FIG. 13 ( a ).
- FIG. 14 ( a ) is a cross sectional view illustrating still another example of the conventional semiconductor device.
- FIG. 14 ( b ) is a cross sectional view illustrating a different state from that illustrated in FIG. 14 ( a ).
- FIG. 14 ( c ) is a cross sectional view illustrating a different state from that illustrated in FIG. 14 ( a ).
- FIG. 14 ( d ) is a cross sectional view illustrating a different state from that illustrated in FIG. 14 ( a ).
- a COF (Chip ON Film, semiconductor device) 10 of the present embodiment is, e.g. as illustrated in FIG. 2 ( d ), provided with a semiconductor element 3 and an insulating tape 1 , on which the semiconductor element 3 is located.
- the semiconductor element 3 is bonded with the insulating tape 1 .
- the insulating tape 1 of the COF 10 is so configured that a wiring pattern 2 is provided on the insulating tape 1 as a substrate, as illustrated in FIGS. 2 ( a ) to 2 ( d ).
- the insulating tape 1 of the present embodiment is a polyimide-based insulating tape, and is highly flexible: the insulating tape 1 is freely bendable.
- the insulating tape 1 is a thin film having a thickness of any one of, e.g., 15, 20, 25, 38, 40 ⁇ m, and the like thickness.
- the wiring pattern 2 is formed on a surface of the insulating tape 1 serving as a tape carrier of the substrate. No opening section on which the semiconductor element 3 is mounted is provided in the insulating tape 1 .
- the wiring pattern 2 is, e.g. a copper pattern. On a surface of the copper pattern, tin or gold (not illustrated) is plated.
- the wiring pattern 2 has a thickness of any one of, e.g., 5, 8, 9, 12, 18 ⁇ m, and the like thickness, corresponding to the thickness of the insulating tape 1 and a pitch of the wiring pattern.
- a connection section 4 is that region of the wiring pattern 2 which is to face against and be connected with the protrusion electrode 6 when the semiconductor element 3 is mounted on the wiring pattern 2 .
- solder resist 5 is so applied on the wiring pattern 2 provided on the insulating tape 1 in such a manner that the solder resist 5 avoids an external connection section (not illustrated).
- the external connection section is to be connected with a liquid crystal panel, a printed board (not illustrated) or the like. With this, a desired insulation is attained, which avoids unnecessary contact between the semiconductor element 3 and the wiring pattern 2 , and other contact.
- An insulating resin 7 is applied in such a manner that the connection section 4 of the wiring pattern 2 is coated with the insulting resin 7 as illustrated in FIG. 2 ( b ).
- a protrusion electrode (bump) 6 of the semiconductor element 3 is put to face the connection section 4 of the wiring pattern 2 , and pressed in Direction 1 by using a pulse heating tool (not illustrated).
- the pulse heating tool is, e.g. a tool that applies heat while pressure is being applied since the temperature is still normal temperature and stops applying pressure after finishing heating.
- Direction D 1 indicates that the heating is performed while the pressure is being applied.
- a high pressure of 250 ⁇ 10 ⁇ 4 gf/um 2 or more is applied by way of example.
- Optimal pressure to be applied varies depending on a width of the wiring pattern, hardness of the protrusion electrode 6 , viscosity and hardness property of the insulating resin 7 , and the like. Therefore, the value of the pressure mentioned above is merely an example.
- the semiconductor element 3 is bonded with the surface of the insulating tape 1 by heating to approximately 230° C. to 250° C., thereby to mount the semiconductor element 3 thereon.
- the protrusion electrode 6 of the semiconductor 3 is electrically connected with the corresponding connection section 4 of the wiring pattern 2 provided on the surface of the insulating tape 1 .
- the semiconductor element 3 is sealed by thermosetting of the insulating resin 7 . Then, the application of the pressure is stopped after the temperature of the pulse heating tool is lowered to normal temperature.
- a constant heating tool may be employed in lieu of the pulse heating tool without problem.
- the constant heating tool which is heated to a constant temperature, applies pressure and heat, and stops applying the pressure while still heating.
- the constant heating tool is excellent in productivity.
- FIGS. 2 ( a ) to 2 ( d ) are cross sectional views taken on A-A′ of FIG. 1 .
- the protrusion electrode 6 is mainly deformed when the protrusion electrode 6 is positioned to face the wiring pattern 2 and is bonded therewith.
- the protrusion electrode 6 is so deformed by the pressure that and the wiring pattern 2 intrudes into the protrusion electrode 6 .
- the insulating resin 7 between the protrusion electrode 6 and the wiring pattern 2 is pushed away so that no insulating resin 7 remains between the protrusion electrode 6 and the wiring pattern 2 .
- the insulating resin 7 pushed away from an underneath of the semiconductor 3 forms a filet on a side of the semiconductor element 3 .
- the COF 10 of the present embodiment is so configured that the connection section 4 of the wiring pattern 2 of the insulating tape 1 (i) pushes away the insulating resin 7 that is placed between the insulating tape 1 and the semiconductor element 3 , and (ii) intrudes into the protrusion electrode 6 of the semiconductor 3 , thereby to be bonded with the protrusion electrode 6 .
- the wiring pattern 2 is connected with the deformed protrusion electrode 6 , thereby attaining firm connection between the wiring pattern 2 and the protrusion electrode 6 .
- the insulating tape 1 and the semiconductor element 3 are intervened with the insulating resin 7 , it is possible to prevent wiring pattern 2 of the insulating tape 1 from being in contact with the semiconductor 3 at an undesirable position.
- heating to approximately 230° C. to 250° C. is sufficient: there is no need of heating to a high temperature of 400° C. or more.
- the shrinkage of the wiring pattern 2 is small and cumulative dimensional error unlikely occurs.
- thermocompression bonding and the NCP and the like methods using the low temperature can be solve at the same times. It should be noted that the conventional arts such as patent documents 2 and 3 do not give specific description as to the width of the wiring pattern, the intrusion of the wiring pattern into the protrusion electrode and the like.
- FIG. 1 is a plane view illustrating the insulating tape 1 of the COF 10 .
- that region (mounting region) 8 a of the insulating tape 1 on which the semiconductor element 3 (not illustrated) is to be mounted is not coated with the solder resist 5 .
- the connection section 4 is that part of the wiring pattern 2 of the insulating tape 1 which is included in a region (facing region) that is to face against the protrusion electrode 6 of the semiconductor element 3 (not illustrated).
- the connection section 4 has a shape whose width is changed at a point between both ends. More specifically, that portion of the connection section 4 of the wiring pattern 2 which is located toward a middle of the semiconductor element 3 has a narrower width than that portion thereof located toward an outer circumference of the semiconductor element 3 .
- the wiring pattern 2 is intruded to have a more complex shape when intruded into the protrusion electrode 6 as illustrated in FIG. 2 ( d ) than, e.g., in a case where the wiring pattern 2 has a constant width.
- This configuration gives much firmer connection.
- connection section 4 has a shape that is to be positioned with respect to the protrusion electrode 6 in such a manner that the shape points toward the middle of the semiconductor element 3 .
- X approximately satisfies Y/3 ⁇ X ⁇ 2Y/3, where Y is a length of the region (facing region 8 b ) facing the protrusion electrode 6 of the semiconductor element 3 , and X is that portion of the region which is associated with a narrow-width portion of the wiring pattern 2 on the insulating tape 1 , as illustrated in FIG. 3 .
- This configuration makes it easier for the narrow-width portion of the wiring pattern 2 to be in contact with the protrusion electrode 6 of the semiconductor element 3 , even when a positional error occurs in bonding the protrusion electrode 6 with the connection section 4 of the wiring pattern 2 .
- the production of the COF 10 of the present embodiment adopts the bonding technique heating to the low temperature of approximately 230° C. to 250° C. This leads to reduction of shrinkage of the wiring pattern 2 including the connection section 4 . This reduces the connection failure due to the cumulative dimensional error of the wiring pattern 2 .
- the intervene of the insulating resin 7 between the wiring pattern 2 and the semiconductor element 3 significantly reduces a possibility that the wiring pattern 2 touches the semiconductor element 3 . Thereby, it is possible to prevent the “edge touch” (contact failure).
- the protrusion electrode and the wiring pattern are bonded by pressing the protrusion to be in contact with the wiring pattern and curing the resin to shrink. Therefore, the COFs produced according to the conventional NCP and the like method has a rather poor connection reliability between the protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape.
- the configuration of the COF of the present embodiment allows relatively firm connection. Therefore, with the configuration of the COF of the present embodiment, the connection reliability between the protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape, and the yield are improved as good as the conventional TCP, compared with the conventional NCP and the like method.
- Temperature is not only the factor that affects an amount of the shrinkage of the wiring pattern 2 . Apart from the temperature, the following factors affects the amount of the shrinkage: the width of the wiring pattern, wiring pattern pitch, spaces between the wiring patterns, a material, the thickness, moisture absorption amount of, the insulating tape, whether preliminary heating is performed or not, heating time including the preliminary heating, and the like. Because there are so many factors affecting the amount of the shrinkage, it is difficult to compare the conventional configuration and the configuration of the present embodiment numerically.
- the present invention discuses the COF produced by (i) heating (with low temperature) after pressing, and (ii) curing, the present invention is not limited to this.
- the COF may be pressed after causing the expansion by heat application, and be cured, as described below.
- the COF (COF 10 a ) of the present modification is identical with the above embodiment except that the production is carried out in the different order.
- the COF (COF 10 a ) of the present modification has the configuration illustrated in FIG. 1 . Therefore, members and means having the same functions are labeled in the same manner, and their explanation is omitted here.
- a wiring pattern 2 is provided on an insulating tape 1 and a connection section 4 is provided. Then, a solder resist 5 is applied and an insulating resin 7 is applied.
- a protrusion electrode 6 of a semiconductor 3 is positioned to face the connection section 4 of the wiring pattern 2 , as illustrated in FIG. 4 ( c ).
- the insulating tape 1 and the wiring pattern 2 are thermally expanded as indicated by Direction 3 .
- the protrusion electrode 6 is positioned with respect to the wiring pattern 2 in a position the wiring pattern 2 has when the expansion occurs.
- the semiconductor element 3 is heated while being pressed in Direction 1 .
- the protrusion electrode 6 is connected with the wiring pattern 2 in the position which the wiring pattern 2 has when the insulating tape 1 is expanded.
- the insulating resin 7 is thermoset.
- connection section 4 has the configuration of the connection section 4 illustrated in FIG. 1 .
- the wiring pattern 2 which has the configuration of the connection section 4 illustrated in FIG. 1 , is intruded into the protrusion electrode 6 , thereby to be connected with the protrusion electrode 6 .
- the forces in Directions 4 and 5 as illustrated in FIG. 4 ( e ) cause the protrusion electrode 6 of the semiconductor element 3 and the wiring pattern 2 of the insulating tape 1 to be strongly secured (connected) with each other.
- the connection section 4 has a shape that causes the protrusion electrode 6 to be “hooked” with the connection section 4 .
- That portion of the wiring pattern 2 which is to face with the protrusion electrode 6 of the semiconductor element 3 has the shape whose width is changed between both the ends of that portion. More specifically, that portion of the connection section 4 of the wiring pattern 2 which is located toward the middle of the semiconductor element 3 is narrower in width than that portion thereof located toward the outer circumference of the semiconductor element 3 .
- the wiring pattern may be extended into but not across the region that is to face a protrusion electrode 6 of a semiconductor element 3 . That is, a wiring pattern 2 may be configured such that, as illustrated in FIG. 5 , a tip portion of the wiring pattern 2 is within a facing region 8 b of the wiring pattern 2 .
- members and means having the same function as these in the above embodiment are labeled in the same manner, and their explanation is omitted here.
- An insulating tape 1 of a COF 10 b of the present modification is configured such that, as illustrated in FIG. 5 , a distance between tip portions, which face each other, of wiring patterns 2 a on the insulating tape 1 is longer than a distance between corresponding protrusion electrodes 6 of the semiconductor element 3 .
- the wiring pattern 2 a having the above-mentioned arrangement is provided on the insulating tape 1 , and a connection section 4 a is provided. Then, a solder resist 5 is applied, and an insulating resin 7 is applied.
- the protrusion electrode (bump) 6 of the semiconductor element 3 is positioned to face the connection section 4 a of the wiring pattern 2 a. Then, the protrusion element 6 is pressed in Direction D 1 by using a pulse heating tool (not illustrated).
- the semiconductor element 3 is bonded with a surface of the insulating tape 1 by heating to approximately 230° C. to 250° C. while pressing. Thereby, the semiconductor element 3 is mounted on the insulating tape 1 . With this, the protrusion electrode 6 of the semiconductor element 3 is electrically connected with the corresponding connection section 4 a of the wiring pattern 2 a provided on the surface of the insulating tape 1 . Then, the semiconductor element 3 is sealed as a result of the thermosetting of the insulating resin 7 . Thereafter, the pressure is released after the temperature of the pulse heating tool is lowered to approximately a normal temperature.
- the configuration on a cross section taken on B-B′ of FIG. 6 ( d ) is such that the connection section 4 a of the wiring pattern 2 a is intruded into the protrusion electrode 6 .
- connection section 4 a of the wiring pattern 2 a of the insulating tape 1 is shaped such that, as illustrated in FIG. 5 , the connection section 4 a is extended into but not across the facing region that is to face the protrusion electrode 6 of the semiconductor element 3 .
- This shape of the connection section 4 a secures that a predetermined area of the connection section 4 a of the wiring pattern 2 a touches with the protrusion electrode 6 when the connection section 4 a intrudes into the protrusion electrode 6 . This attains a predetermined strong connection between the connection section 4 a of the wiring pattern 2 a and the protrusion electrode 6 .
- connection section 4 a is positioned with respect to the protrusion electrode 6 in such a manner that the connection section 4 a is extended toward the middle of the semiconductor element 3 .
- W is approximately satisfies Z/3 ⁇ W ⁇ 2Z/3, where Z is a length of a region (facing region 8 b ) facing the protrusion electrode 6 of the semiconductor element 3 , and W is a length of that portion of the region to which the connection section 4 a of the wiring pattern 2 a is not provided.
- Z is a length of a region (facing region 8 b ) facing the protrusion electrode 6 of the semiconductor element 3
- W is a length of that portion of the region to which the connection section 4 a of the wiring pattern 2 a is not provided.
- the present modification is a modification of the modification 2.
- the above embodiment discusses the case where the width of the wiring pattern 2 a is narrower than the portion thereof which is to face the protrusion electrode 6 of the semiconductor element 3 .
- the present invention is not limited to this.
- a width of a connection section 4 c of the wiring pattern may be thicker than a portion which is to face a protrusion electrode 6 of a semiconductor element 3 .
- FIG. 9 corresponds to the cross section taken on B-B′ of FIG. 6 ( d ).
- members and means having the same functions as those in the above embodiment are labeled in the same manner and their explanation is omitted.
- the width of the wiring pattern 2 a is thick, the wiring pattern 2 a is extended into but not across a region which is to face the protrusion electrode 6 of the semiconductor element 3 . Therefore, in intruding the writing pattern 2 a into the protrusion electrode 6 , it is possible to give a predetermined strength to the connection of the connection section 4 c of the wiring pattern 2 a with the protrusion electrode 6 . Therefore, the wiring pattern 2 a and the protrusion electrode 6 can be connected with a predetermined strength.
- the wiring pattern 2 a on the insulating tape 1 is connected with the protrusion electrode 6 of the semiconductor element 3 by intruding into or pressing down the protrusion electrode 6 in such a manner that part of the protrusion electrode 6 which is inner with respect to the semiconductor is left intact. Therefore, even if the width of the wiring pattern is larger than the width of the protrusion electrode, it is possible to attain a connection reliability as good as in the case where the wiring pattern has the narrower width.
- the wiring pattern 2 of the insulating tape 1 there are some case where it is difficult to fabricate the wiring pattern 2 of the insulating tape 1 to be narrow.
- an etching technique of a FPC (Flexible Printed Circuit) maker has a difficulty to fabricate the width of the wiring pattern of the insulating tape to be narrow.
- the width of the wiring pattern is thicker than the width of the protrusion electrode of the semiconductor element. In such a case, it is possible to attain a COF having firm connection can be attained by adopting the configuration of the present modification.
- the present modification is a modification of the modification 2 .
- an insulting resin 7 a to intervene a semiconductor element 3 and an insulating tape 1 may contain conductive particles 14 dispersed therein.
- members and means having the same functions as in the above embodiment are labeled in the same manner and their explanation is omitted here.
- a wiring pattern 2 a is provided on the insulating tape 1 .
- a connection section 4 a is provided, and a solder resist 5 is applied.
- the insulating resin 7 a in which the conductive particles 14 are dispersed is applied, as illustrated in FIG. 10 ( b ).
- a material of the conductive particles 14 is not particularly limited.
- the conductive particles 14 may be gold-coated resin particles, nickel particles or the like.
- a protrusion electrode (bump) 6 is so positioned to face a connection section 4 a of the wiring pattern 2 a. Then, the protrusion electrode 6 is pressed in Direction 1 by using a pulse heating tool (not illustrated). As illustrated in FIG. 10 ( d ), the semiconductor element 3 is bonded with and mounted on a surface of the insulating tape 1 by heating to approximately 230° C. to 250° C. while pressing. With this, the protrusion electrode 6 of the semiconductor element 3 is electrically connected with the corresponding connection section 4 a of the wiring pattern 2 a provided on the surface of the insulating tape 1 . Then, the semiconductor element 3 is sealed by thermosetting of the insulating resin 7 . Then, pressure is released after a temperature of the pulse heating tool is lowered to about normal temperature.
- a semiconductor device is arranged to include an insulating tape on which a plurality of wiring patterns are provided; a semiconductor element having protrusion electrodes that are respectively electrically connected with the insulting tape via the corresponding wiring patterns; an insulating resin provided between the semiconductor element and the insulating tape; and connection sections (i) respectively provided in those facing regions of the wiring patterns which respectively faces the corresponding protrusion electrodes, and (ii) connected with the corresponding protrusion electrodes in such a manner that the connection sections deform and intrude into the corresponding protrusion electrodes, while pushing away the insulating resin.
- the insulating tape may be extended toward a middle of the semiconductor element from the outer circumference of a region in which the semiconductor element is mounted.
- a semiconductor device may be arranged such that the connection section of each wiring pattern has a shape different from a shape of that portion of each wiring pattern which is adjacent to the connection section.
- connection section is different from the shape of the portion adjacent to the connection section, the bonding between the connection section and the protrusion section can be strong when the connection section is connected with the protrusion electrode by intruding into the protrusion electrode, because the connection section is used as a hook portion.
- connection section is the same as that of the portion adjacent to the connection section, the protrusion electrode will not be hooked by the connection section. Therefore, the strength of the bonding will not be improved so much.
- a semiconductor device is arranged such that at least part of an edge of the connection section of each wiring pattern is not parallel with a direction in which the each wiring pattern is extended.
- connection section in which at least part of the edge of the connection section of each wiring pattern is not parallel with the direction in which the each wiring pattern is extended, the bonding between the connection section and the protrusion section can be strong when the connection section is connected with the protrusion electrode by intruding into the protrusion electrode, because the connection section is used as a hook portion.
- connection section is the same as that of the portion adjacent to the connection section, the protrusion electrode will not be hooked by the connection section.
- the shape of the edge of the connection section of the wiring pattern may be also described such that there are at least two independent directions parallel to a portion of the edge.
- connection sections are at least partly narrower than the wiring patterns in width.
- each connection section has a narrower-width portion and a wider-width portion, the narrower-width portion located toward a middle of the semiconductor element, and the wider-width portion located toward an outer circumference of a region in which the semiconductor element is mounted.
- the wiring pattern may have a narrower-width portion and a wider-width portion, the narrower width portion located toward the middle of the region on which the semiconductor element is mounted.
- the connection section serves as a hook section, thereby to attain a strong bonding between the connection section and the protrusion electrode.
- the semiconductor device may be described as below: A COF semiconductor device including a thin film insulating tape on which a plurality of wiring patterns are provided, a semiconductor element electrically connected with the wiring patterns, and an insulating resin intervening between the semiconductor element and the insulating tape, protrusion electrodes of the semiconductor element and connection sections of the wiring patterns being connected respectively, the COF semiconductor device arranged such that (i) the wiring patterns having a narrower-width portion, located toward a middle of the semiconductor element and started from a point of a region facing the protrusion electrode, and (ii) when connection of the protrusion electrode and the wiring pattern is carried out while curing the insulating resin, the wiring pattern having the width and shape intrudes into the protrusion electrodes or at least partly deforms the protrusion section thereby to be connected with the protrusion electrode.
- a semiconductor device is arranged such that that portion of each facing regions which is associated with the narrower-width portion is not less than 1 ⁇ 3 but not more than 2 ⁇ 3 of the facing regions in length.
- the this arrangement may be described as an arrangement in which a length of the narrow-width portion of the wiring pattern is approximately 1 ⁇ 3 to 2 ⁇ 3 of a length of the protrusion electrode.
- connection sections are respectively extended into but not across the facing regions.
- a region including a tip of the wiring pattern may be including in that region of the wiring pattern which faces the protrusion electrode of the semiconductor element.
- the connection section can serve as a hook section, thereby attaining a strong bonding between the connection section and the protrusion electrode.
- a semiconductor device is arranged such that the insulating tape is extended toward a middle of the semiconductor element from the outer circumference of a region in which the semiconductor element is mounted; and a distance between tip portions, which face each other, of the wiring patterns on the insulating tape is longer than a distance between the corresponding protrusion electrodes of the semiconductor element.
- connection sections are so provided that the connection sections are extended toward the middle of the semiconductor element from the outer circumference of the semiconductor element. Thereby, the bonding becomes further strong.
- the semiconductor device may be described as below: A COF semiconductor device including a thin film insulating tape on which a plurality of wiring patterns are provided, a semiconductor element electrically connected with the wiring patterns, and an insulating resin intervening between the semiconductor element and the insulating tape, protrusion electrodes of the semiconductor element and connection sections of the wiring patterns being connected respectively, the COF semiconductor device arranged such that (i) a distance between tip portions, which face each other, of the wiring patterns on the insulating tape is longer than a distance between the corresponding protrusion electrodes of the semiconductor element and (ii) when connection of the protrusion electrode and the wiring pattern is carried out while curing the insulating resin, the wiring pattern having the width and shape intrudes into the protrusion electrodes or at least partly deforms the protrusion section thereby to be connected with the protrusion electrode.
- a semiconductor device is arranged such that that portions of the facing regions into which the connection sections are respectively extended are not less than 1 ⁇ 3 but not more than 2 ⁇ 3 of the facing regions in length.
- the above arrangement may be described as an arrangement in which a length of that portion of the wiring pattern of the insulting tape which intrudes into or deform the protrusion electrode so as to be connected with the protrusion electrode is approximately 1 ⁇ 3 to 2 ⁇ 3 of the length of the protrusion electrode.
- a semiconductor device is arranged such that a wider-width portion of each wiring pattern has a width narrower than a width of the corresponding protrusion electrode.
- the wider-width portion of the wiring pattern is narrower than the width of the protrusion electrode as in this arrangement, it is possible to have a larger connection area between the wiring pattern and the protrusion electrode, e.g., in case where the shape of the connection section of the wiring pattern is different from the other portion of the wiring pattern than in case where the shape of the connection section is the same as that of the other portion.
- This arrangement attains better bonding strength.
- This arrangement may be described as an arrangement in which the width of the wider-width portion of the wiring pattern of the insulating tape is smaller than the width of the protrusion electrode of the semiconductor element. Moreover, this arrangement may be described as an arrangement in which a width of that end of the wiring pattern which is to be connected with the protrusion electrode of the semiconductor element is smaller than the protrusion electrode.
- a semiconductor device of the present invention is arranged such that a wider-width portion each wiring pattern has a width equal to or wider than a width of the corresponding protrusion electrode.
- This arrangement makes the present invention applicable to the case where the width of the wiring pattern is wider than the width of the protrusion electrode.
- This arrangement may be described as an arrangement in which the width of the wider-width portion of the wiring pattern of the insulating tape is equal to or larger than the width of the protrusion electrode of the semiconductor element. Moreover, this arrangement may be described as an arrangement in which the width of that end of the wiring pattern which is to be connected with the protrusion electrode is equal to or larger than the width of the protrusion electrode.
- a semiconductor device according to the present invention is arranged such that the insulating resin comprises conductive particles.
- This arrangement may be described as an arrangement in which conductive particles are dispersed in the insulating resin in advance.
- a method of the present invention for manufacturing a semiconductor device comprising (i) an insulating tape on which a plurality of wiring patterns are provided, and (ii) a semiconductor element having protrusion electrodes that are to be respectively electrically connected with the insulting tape via the wiring patterns, the method comprising: preparing connection sections respectively in those facing regions of the wiring patterns which respectively face the corresponding protrusion electrodes, and providing an insulating resin between the semiconductor element and the insulating tape; and connecting the connection sections respectively with the corresponding protrusion electrodes in such a manner that the connection sections respectively deform and intrude into the corresponding protrusion electrodes, while pushing away the insulating resin.
- a method of the present invention is arranged such that the step of connecting is performed while the insulating tape is thermally expanded by heating.
- the thermal shrinkage of the insulating tape and the curing-induced shrinkage of the insulating resin allow the protrusion electrode of the semiconductor element and the connection section of the wiring pattern to be firmly secured (connected).
- the method of this arrangement may be described as a method for manufacturing a COF semiconductor device arranged such that (i) the connecting the wiring pattern of the insulting tape and the protrusion electrode of the semiconductor element is performed in such a manner that the protrusion electrode is connected with the connection section located in a position which the connection section has when the insulting tape is thermally expanded, the insulting tape and the semiconductor element being intervened with the insulating resin, and that (ii) the insulating resin is heated to be cured and then cooled down to a normal temperature.
- the thermal shrinkage of the insulating tape and the curing-induced shrinkage of the insulating resin allow the protrusion electrode of the semiconductor element and the connection section of the wiring pattern to be firmly secured (connected).
- the wiring pattern of the insulting tape having the aforementioned shape and width intrudes into or partly deforms the protrusion electrode while the connection of the protrusion electrode and the wiring pattern and the curing of the insulating resin are performed at the same time.
- the COF produced by thus performing the connection and sealing is a semiconductor device including a thin-film insulating tape on which a plurality of wiring patterns are provided, and a semiconductor element electrically connected with the wiring patterns, the semiconductor element and the insulating tape being intervened with an insulating resin, and a protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape.
- This semiconductor device have better connection reliability and yield of the wiring pattern, and have any one of the following arrangements (a) to (c):
- the wiring pattern which is connected with the protrusion electrode has a narrower-width portion, which starts from part of the protrusion electrode (that part is approximately 1 ⁇ 3 to 2 ⁇ 3 of the length of the protrusion electrode) and which is located toward a middle of the semiconductor element, and the wiring pattern having the shape and width is connected with the protrusion electrode intrudes into or partly deforms the protrusion electrode while the connection of the protrusion electrode and the wiring pattern and the curing of the insulating resin are performed at the same time, (b) a distance between tip portions, which face each other, of the wiring patterns on the insulating tape is longer than a distance between the corresponding protrusion electrodes of the semiconductor element, and while the connection of the protrusion electrode and the wiring pattern and the curing of the insulating resin are performed at the same time, the wiring pattern intrudes into or deforms the protrutrusion
- a semiconductor device present invention is arranged such that a connection section is provided in that region of the wiring pattern of the insulating tape which is to face the protrusion electrode of the semiconductor element.
- the connection section is to introduce into the protrusion electrode, deforming the protrusion electrode.
- An insulating resin is provided between the semiconductor element and the insulating tape. The protrusion electrode and the connection section is connected in such a manner that the connection section intrudes into the protrusion electrode, pushing away the insulating resin.
- connection section it is possible to have a higher bonding strength between the connection section and the protrusion electrode.
- connection section may be different from other portion of the wiring pattern, or the edge of the wiring pattern may not be partly parallel to the direction in which the wiring pattern is extended.
- at least part of the connection section may be narrower.
- the wiring section may have a leading end that has a narrower width.
- the tip portion of the wiring pattern may be included in the connection section.
- the semiconductor device according to the present invention can have better connection reliability and yield.
- the semiconductor device can be manufacture with low cost and is suitable for mass production.
Abstract
Description
- This Nonprovisional application claims priority under 35 U.S.C. § 119(a) on Patent Application No. 2004/,114683 filed in Japan on Apr. 8, 2004, the entire contents of which are hereby incorporated by reference.
- The present invention relates to a semiconductor device and a method for manufacturing the same, more particularly, to a semiconductor device prepared by mounting, by means of bonding, a semiconductor element on a flexible wiring substrate that is called COF (Chip ON Film), and a method for manufacturing the same.
- Conventionally, a TCP (Tape Carrier Package) is known as an example of a semiconductor device prepared by mounting a semiconductor element on a flexible wiring substrate by bonding. In TCP, an opening section is formed in advance in that portion of an insulating tape on which the semiconductor element is to be mounted, the opening section penetrating through the insulating tape. The semiconductor element is connected with a tip portion of a wiring pattern cantilevered over the opening section.
- Recently, a COF (Chip On Film) (hereinafter, just referred to as a COF) is another example of a semiconductor prepared by mounting a semiconductor element on a flexible wiring substrate. Use of the COF is increasing. The COF has no opening section for mounting the semiconductor element: in COF the semiconductor is mounted by being bonded on a surface of a thin insulating tape.
- Purposes of usage of the COF requires the flexible wiring substrate of the COF to be, for example, a thin insulting film that can be freely bended. Each wire of the wiring pattern provided on a surface of the thin film insulating tape is electrically connected with a corresponding terminal of the semiconductor element. Moreover, an external connection section of the thin film insulating tape is connected with a liquid crystal panel, a printed substrate, or the like. The other portion of the wiring pattern is an exposed portion thereof. The exposed portion of the wiring pattern is coated with a solder resist, thereby to be insulated.
- At present, the use of COF is increasing, so as to allow to increase a number of pins. Because the semiconductor is also required to be smaller and thinner, the thin film insulting tape of the COF should be so configured that (i) a connection section through which the thin film insulating tape is connected with the semiconductor and (ii) the external connection section of the wiring pattern are fine-pitched, and that the thin film insulating tape and the wiring pattern are thinner. In order to have a smaller pitch of inner leads, the inner leads should have a smaller width and thinner thickness.
- An example (conventional Example 1) of a method for manufacturing a
COF 31 is explained below, referring to FIGS. 11(a) to 11(e). In this method, thermocompression bonding is adopted. (cf. Japanese Patent Application Publication No. 2001-176918 (Tokukai 2001-176918; published on Jun. 29, 2001; hereinafter referred to as Patent Document 1). - In
FIG. 11 (a), Awiring pattern 22 is illustrated. Thewiring pattern 22 provided on a thinfilm insulating tape 21 is prepared by plating Au on a Ni background prepared by plating. Thepattern 22 has aconnection section 24. Aresist 25 is so applied on thepattern 22 that theconnection 24 is left exposed. As illustrated inFIG. 11 (b), aprotrusion electrode 26 is positioned on theconnection section 24 of thewiring pattern 22. Theprotrusion electrode 26 is an Au bump. - As illustrated in
FIG. 11 (c), thesemiconductor element 23 and thewiring pattern 22 of the thinfilm insulating tape 21 are bonded by thermocompression bonding performed at a high temperature in a range of 400° C. to 450° C. with a pressure in a range of 0.1 to 0.3N per bump, the pressure applied along direction D6. With this, thewiring pattern 22 is bonded such that theprotrusion electrode 26 is intruded into thewiring pattern 22. A diffusion layer or an alloy layer is formed at aportion 32, at which thewiring pattern 22 and theprotrusion electrode 26 are bonded. - After that, an under-
fill resin 27 is introduced in a gap between thesemiconductor element 23 and the thinfilm insulating tape 21 by causing the under-fill resin 27 to flow in direction D7 from anozzle 30, as illustrated inFIG. 11 (d). As illustrated inFIG. 11 (e), the under-fill resin 27 is thermoset by heat application, thereby firmly bonding thesemiconductor 23 and the thinfilm insulating tape 21. - The thermocompression bonding has several problems.
- One of the problems is the use of high temperature of 400° C. or more in bonding. This causes a significant expansion/shrinkage in the wiring pattern at the connection section due to thermal expansion, thermal shrinkage, and moisture absorption and dehydration. This results in cumulative dimensional error in the connection section of the wiring pattern, causing connection failure more liable.
- Moreover, the use of high pressure is also a problem. The application of high pressure likely causes deformation of the wiring pattern at the connection section so that the wiring pattern is deformed by the semiconductor element around the protrusion electrode of the semiconductor element. This likely causes defect caused by touching (edge touch) of the wiring pattern with the semiconductor.
- These problems become more sever when the connection section is fine-pitched and the wiring pattern becomes thinner, which are objects of the use of COF.
- To cope with these problems, another examples of the method for manufacturing COF are known for bonding and sealing: an MBB (Micro Bump Bonding), an NCP (Non Conductive Paste), an ACP (Antisotropic Conductive Paste), and the like (hereinafter they are referred to as NCP and the like methods. The MBB is conventionally well known. Much attention is paid to the NCP and ACP, recently.
- These NCP and the like methods allow bonding at low temperature: an insulating resin is intervened between a semiconductor and an insulating tape (flexible wiring substrate) and a protrusion electrode of the semiconductor element and a wiring pattern of the flexible wiring substrate are bonded together and sealed with the insulating resin at the same time. The NCP and the like methods are effective for attaining fine-pitched and thin wiring pattern to allow the wiring pattern to have a large number of pins. The NCP and the like methods are also effective for preventing the “edge touch”, which is likely caused in such fine-pitched and thin wiring pattern. Many studies have be made on the NCP and the like methods.
- For example, manufacturing methods adopting MBB are disclosed in Japanese Patent Application Publication No. 60-262430 (Tokukaisho No. 60-262430, published on Dec. 25, 1985; hereinafter Patent Document 2), Japanese Patent Application Publication No. 63-151033 (Tokukaisho No. 60-262430, published on Jun. 23, 1988; hereinafter Patent Document 3), and the like.
- The manufacturing method (hereinafter Conventional Example 2) disclosed in
Patent Document 2 is explained below, referring toFIGS. 12 and 13 .FIG. 13 is a cross sectional view taken on C-C of a plane view ofFIG. 12 . Hereinafter, members having the same function as the conventional Example 1 are labeled with the same reference numerals. - In conventional Example 2, a photocuring or
thermosetting resin 27 is applied on awiring pattern 22 of a wiring substrate (insulating tape) firstly as illustrated in FIGS. 13(a) and 13(b). - Next, as illustrated in
FIG. 13 (c), aprotrusion electrode 26 is positioned on aconnection section 24 of thewiring pattern 22 and then pressed in Direction 9. With this, theresin 27 between theprotrusion electrode 26 and thewiring pattern 22 is pushed away inDirection 10, thereby to attain an electric connection simply by pressing theprotrusion electrode 26 to be in contact with theconnection section 24 of thewiring pattern 22. This also causes theresin 27 to reach a circumference of thesemiconductor 23. - After that, as illustrated in
FIG. 13 (d), theresin 27 is exposed to light or heated as indicated byDirection 11, thereby photocuring/thermosetting theresin 27. In this way, thesemiconductor 23 and thewiring substrate 21 are firmly bonded. In case of the thermal curing, the heat applied is 150° C. or lower. - Next, the manufacturing method (conventional method 3) disclosed in
Patent Document 3 is explained below, referring toFIGS. 12 and 14 . In this case again,FIG. 14 is a cross sectional view taken on C-′C of the plane view ofFIG. 12 . - In the conventional Example 3, as illustrated in FIGS. 14(a) and 14(b), a
thermosetting resin 7 is applied on awiring pattern 22 of thewiring substrate 21. - After that, as illustrated in
FIG. 14 (c), aprotrusion electrode 26 is positioned on aconnection section 24 of thewiring pattern 22, so that theprotrusion electrode 26 is in contact with theconnection section 24. Then, thesemiconductor 23 is pressed toward thewiring substrate 21 by using a pulse heating tool. - Then, as illustrated in
FIG. 14 (d), after theresin 27 on thewiring pattern 22 is pushed away to a circumference of the connection section, electricity is supplied to a pulse heating tool with pressure applied on thesemiconductor element 23 in Direction 12. With this, thesemiconductor element 23 is heated with a temperature of 100 to 250° C., thereby curing theresin 27. This causes thesemiconductor element 23 to be firmly bonded with thewiring substrate 21 and causes theprotrusion electrode 26 to be electrically connected with thewiring pattern 22. - The arrangements of the NCP and the like methods, however, have problem in that no sufficient connection strength can be achieved with the NCP and the like methods.
- In the NCP and the like method, the protrusion electrode of the semiconductor element and the wiring pattern of the thin film insulating tape are connected only by (i) the contact caused by the pressure application and by (ii) the shrinkage of the cured resin. Therefore, the connection strength (connection reliability) is low in the NCP and the like methods.
- Because of this, if, after mounting, the semiconductor device is put under a usage environment, for example, in which the semiconductor is repeatedly exposed to a low temperature and high temperature, the insulating resin might be peeled off from the thin film insulating tape or from the semiconductor element due to a force occurred due to a difference between materials of the thin film insulating tape, semiconductor element, and the insulating resin when thermal expansion and thermal shrinkage are repeated as a result of the temperature cycle. Moreover, if the semiconductor device is put under a highly humid environment after mounting and moisture absorption and expansion are repeated, the peeling-off may similarly occur. The peeling-off causes poor electric connection between the thin film insulating tape of the wiring pattern and the protrusion electrode of the semiconductor element.
- The poor connection results in poor yield, thereby leading to high production cost.
- In view of the aforementioned problems, an object of the present invention is to provide a semiconductor device and a method for manufacturing the same, the semiconductor device having improved bonding reliability between a protrusion electrode and a wiring pattern of a thin film insulating tape, and yield.
- In order to attain the aforementioned object, a semiconductor device present invention is arranged to include an insulating tape on which a plurality of wiring patterns are provided; a semiconductor element having protrusion electrodes that are respectively electrically connected with the insulting tape via the corresponding wiring patterns; an insulating resin provided between the semiconductor element and the insulating tape; and connection sections (i) respectively provided in those facing regions of the wiring patterns which respectively faces the corresponding protrusion electrodes, and (ii) connected with the corresponding protrusion electrodes in such a manner that the connection sections deform and intrude into the corresponding protrusion electrodes, while pushing away the insulating resin.
- In the semiconductor device having the above arrangement, the wiring patterns are provided on the insulating tape. To the wiring patterns, the protrusion electrodes of the semiconductor element are respectively connected. The insulating tape is a thin film insulating tape. The insulating tape is connected, e.g. with an external connection terminal, to which the wiring patterns are connected. By accessing to the external connection terminal of the insulating tape, it is possible to access to the semiconductor element via the wiring patterns.
- The wiring patterns of the insulating tape are respectively provided with the connection sections which are to intrude respectively into the protrusion sections of the semiconductor element, deforming the protrusion sections. The insulating resin is provided between the semiconductor element and the insulating tape. The insulating resin is applied, for example, in such a manner that the connection sections of the insulating tape is coated with the insulating resin.
- Then, the semiconductor element and the insulating tape thus prepared are bonded together by applying pressure. For example, the protrusion electrodes are positioned to face the connection sections of the insulating tape, respectively. Then, the pressure is applied on the semiconductor element. With this, the connection sections pushed away the insulating resin provided between the protrusion electrodes and the connection sections, and intrude into the protrusion electrodes, deforming the protrusion electrodes, thereby to be electrically connected with the protrusion electrodes.
- With this arrangement, the wiring patterns and the protrusion electrodes are not only in contact with each other as a result of the pressure application: the connection is associated with deformation of the protrusion electrodes. This causes the writing patterns to be connected with the protrusion electrodes having a complex shape, thereby increasing connection area and thus attaining a firm connection.
- Moreover, the insulating resin intervenes between the semiconductor element and the insulating tape in connecting the wiring pattern and the protrusion electrode. This prevents the semiconductor element and the insulating tape to be connected at an undesirable location except the region where the protrusion electrode and the connection section face each other. This prevents a defect caused by edge touch.
- Moreover, in this arrangement, the bonding does not require high temperature of 400° C. or more. Therefore, no unnecessary shrinkage of the wiring patterns in the connection section occurs. This prevents cumulative dimensional error in the wiring pattern, and connection defect caused thereby.
- Therefore, with this arrangement, it is possible to solve both the problems associated with the bonding of the thermocompression method and the low-temperature bonding method such as the NCP and the like methods.
- In order to attain the object, a method of the present invention for manufacturing a semiconductor device comprising (i) an insulating tape on which a plurality of wiring patterns are provided, and (ii) a semiconductor element having protrusion electrodes that are to be respectively electrically connected with the insulting tape via the wiring patterns, is so arranged as to include (a) preparing connection sections respectively in those facing regions of the wiring patterns which respectively face the corresponding protrusion electrodes, and providing an insulating resin between the semiconductor element and the insulating tape; and (b) connecting the connection sections respectively with the corresponding protrusion electrodes in such a manner that the connection sections respectively deform and intrude into the corresponding protrusion electrodes, while pushing away the insulating resin.
- With this method, it is possible to manufacture the aforementioned semiconductor device, and attain the same effect. A COF semiconductor device can be manufactured by using this method. Moreover, a semiconductor module device can be manufactured by using the COF semiconductor device.
- For a fuller understanding of the nature and advantages of the invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.
-
FIG. 1 is a plane view illustrating an insulating tape of a semiconductor device according to an exemplary embodiment of the present invention. -
FIG. 2 (a) is a cross sectional view taken on A-A′ ofFIG. 1 , whileFIG. 2 (b) is a cross sectional view illustrating a different state from that illustrated inFIG. 2 (a). -
FIG. 2 (c) is a cross sectional view illustrating a different state from that illustrated inFIG. 2 (a). -
FIG. 2 (d) is a cross sectional view illustrating a different state from that illustrated inFIG. 2 (a). -
FIG. 3 is a plane view illustrating part ofFIG. 1 in enlargement. -
FIG. 4 (a) is a cross sectional view illustrating a modification of the semiconductor device ofFIG. 2 . -
FIG. 4 (b) is a cross sectional view illustrating a different state from that illustrated inFIG. 4 (a). -
FIG. 4 (c) is a cross sectional view illustrating a different state from that illustrated inFIG. 4 (a). -
FIG. 4 (d) is a cross sectional view illustrating a different state from that illustrated inFIG. 4 (a). -
FIG. 4 (e) is a cross sectional view illustrating a different state from that illustrated inFIG. 4 (a). -
FIG. 5 is a plane view illustrating an insulating tape of another modification of the semiconductor device. -
FIG. 6 (a) is a cross sectional view taken on A-A′ ofFIG. 5 . -
FIG. 6 (b) is a cross sectional view illustrating a different state from that illustrated inFIG. 6 (a). -
FIG. 6 (c) is a cross sectional view illustrating a different state from that illustrated inFIG. 6 (a). -
FIG. 6 (d) is a cross sectional view illustrating a different state from that illustrated inFIG. 6 (a). -
FIG. 7 is a cross-sectional view of the semiconductor device taken on B-B′ ofFIG. 6 (d). -
FIG. 8 is a plane view illustrating part ofFIG. 5 in enlargement. -
FIG. 9 is a cross sectional view of still another modification of the semiconductor device, different from that illustrated inFIG. 7 . -
FIG. 10 (a) is a cross sectional view illustrating yet another modification of the semiconductor device illustrated inFIG. 6 . -
FIG. 10 (b) is a cross sectional view illustrating a different state from that illustrated inFIG. 10 (a). -
FIG. 10 (c) is a cross sectional view illustrating a different state from that illustrated inFIG. 10 (a). -
FIG. 10 (d) is a cross sectional view illustrating a further different state. -
FIG. 11 (a) is a cross sectional view illustrating an example of a conventional semiconductor device. -
FIG. 11 (b) is a cross sectional view illustrating a different state from that illustrated inFIG. 11 (a). -
FIG. 11 (c) is a cross sectional view illustrating a different state from that illustrated inFIG. 11 (a). -
FIG. 11 (d) is a cross sectional view illustrating a different state from that illustrated inFIG. 11 (a). -
FIG. 11 (e) is a cross sectional view illustrating a different state from that illustrated inFIG. 11 (a). -
FIG. 12 is a plane view illustrating an insulating tape of an example of the conventional semiconductor device. -
FIG. 13 (a) is a cross sectional view illustrating another example of the conventional semiconductor device. -
FIG. 13 (b) is a cross sectional view illustrating a different state from that illustrated inFIG. 13 (a). -
FIG. 13 (c) is a cross sectional view illustrating a different state from that illustrated inFIG. 13 (a). -
FIG. 13 (d) is a cross sectional view illustrating a different state from that illustrated inFIG. 13 (a). -
FIG. 14 (a) is a cross sectional view illustrating still another example of the conventional semiconductor device. -
FIG. 14 (b) is a cross sectional view illustrating a different state from that illustrated inFIG. 14 (a). -
FIG. 14 (c) is a cross sectional view illustrating a different state from that illustrated inFIG. 14 (a). -
FIG. 14 (d) is a cross sectional view illustrating a different state from that illustrated inFIG. 14 (a). - An exemplary embodiment of the present invention (hereinafter, present embodiment) is explain below, referring to drawings.
- A COF (Chip ON Film, semiconductor device) 10 of the present embodiment is, e.g. as illustrated in
FIG. 2 (d), provided with asemiconductor element 3 and aninsulating tape 1, on which thesemiconductor element 3 is located. Thesemiconductor element 3 is bonded with the insulatingtape 1. - More specifically, the insulating
tape 1 of theCOF 10 is so configured that awiring pattern 2 is provided on the insulatingtape 1 as a substrate, as illustrated in FIGS. 2(a) to 2(d). - The insulating
tape 1 of the present embodiment is a polyimide-based insulating tape, and is highly flexible: the insulatingtape 1 is freely bendable. The insulatingtape 1 is a thin film having a thickness of any one of, e.g., 15, 20, 25, 38, 40 μm, and the like thickness. On a surface of the insulatingtape 1 serving as a tape carrier of the substrate, thewiring pattern 2 is formed. No opening section on which thesemiconductor element 3 is mounted is provided in the insulatingtape 1. - The
wiring pattern 2 is, e.g. a copper pattern. On a surface of the copper pattern, tin or gold (not illustrated) is plated. Thewiring pattern 2 has a thickness of any one of, e.g., 5, 8, 9, 12, 18 μm, and the like thickness, corresponding to the thickness of the insulatingtape 1 and a pitch of the wiring pattern. - A
connection section 4 is that region of thewiring pattern 2 which is to face against and be connected with theprotrusion electrode 6 when thesemiconductor element 3 is mounted on thewiring pattern 2. - Moreover, that portion of the
wiring pattern 2 which is outside of theconnection section 4 is coated with a solder resist 5. More particularly, the solder resist 5 is so applied on thewiring pattern 2 provided on the insulatingtape 1 in such a manner that the solder resist 5 avoids an external connection section (not illustrated). The external connection section is to be connected with a liquid crystal panel, a printed board (not illustrated) or the like. With this, a desired insulation is attained, which avoids unnecessary contact between thesemiconductor element 3 and thewiring pattern 2, and other contact. - An insulating
resin 7 is applied in such a manner that theconnection section 4 of thewiring pattern 2 is coated with theinsulting resin 7 as illustrated inFIG. 2 (b). - As illustrated in
FIG. 2 (c), a protrusion electrode (bump) 6 of thesemiconductor element 3 is put to face theconnection section 4 of thewiring pattern 2, and pressed inDirection 1 by using a pulse heating tool (not illustrated). The pulse heating tool is, e.g. a tool that applies heat while pressure is being applied since the temperature is still normal temperature and stops applying pressure after finishing heating. Direction D1 indicates that the heating is performed while the pressure is being applied. - In the present embodiment, a high pressure of 250×10−4gf/um2 or more is applied by way of example. Optimal pressure to be applied varies depending on a width of the wiring pattern, hardness of the
protrusion electrode 6, viscosity and hardness property of the insulatingresin 7, and the like. Therefore, the value of the pressure mentioned above is merely an example. - As illustrated in
FIG. 2 (d), thesemiconductor element 3 is bonded with the surface of the insulatingtape 1 by heating to approximately 230° C. to 250° C., thereby to mount thesemiconductor element 3 thereon. With this, theprotrusion electrode 6 of thesemiconductor 3 is electrically connected with thecorresponding connection section 4 of thewiring pattern 2 provided on the surface of the insulatingtape 1. After that, thesemiconductor element 3 is sealed by thermosetting of the insulatingresin 7. Then, the application of the pressure is stopped after the temperature of the pulse heating tool is lowered to normal temperature. - A constant heating tool may be employed in lieu of the pulse heating tool without problem. The constant heating tool, which is heated to a constant temperature, applies pressure and heat, and stops applying the pressure while still heating. The constant heating tool is excellent in productivity.
- FIGS. 2(a) to 2(d) are cross sectional views taken on A-A′ of
FIG. 1 . As illustrated inFIG. 2 (d), theprotrusion electrode 6 is mainly deformed when theprotrusion electrode 6 is positioned to face thewiring pattern 2 and is bonded therewith. Theprotrusion electrode 6 is so deformed by the pressure that and thewiring pattern 2 intrudes into theprotrusion electrode 6. When the intrusion occurs, the insulatingresin 7 between theprotrusion electrode 6 and thewiring pattern 2 is pushed away so that no insulatingresin 7 remains between theprotrusion electrode 6 and thewiring pattern 2. The insulatingresin 7 pushed away from an underneath of thesemiconductor 3 forms a filet on a side of thesemiconductor element 3. - As described above, the
COF 10 of the present embodiment is so configured that theconnection section 4 of thewiring pattern 2 of the insulating tape 1 (i) pushes away the insulatingresin 7 that is placed between theinsulating tape 1 and thesemiconductor element 3, and (ii) intrudes into theprotrusion electrode 6 of thesemiconductor 3, thereby to be bonded with theprotrusion electrode 6. - In this way, the
wiring pattern 2 is connected with thedeformed protrusion electrode 6, thereby attaining firm connection between thewiring pattern 2 and theprotrusion electrode 6. Moreover, because the insulatingtape 1 and thesemiconductor element 3 are intervened with the insulatingresin 7, it is possible to preventwiring pattern 2 of the insulatingtape 1 from being in contact with thesemiconductor 3 at an undesirable position. Furthermore, heating to approximately 230° C. to 250° C. is sufficient: there is no need of heating to a high temperature of 400° C. or more. Thus, the shrinkage of thewiring pattern 2 is small and cumulative dimensional error unlikely occurs. - The problems located toward the conventional arts (the thermocompression bonding and the NCP and the like methods using the low temperature) can be solve at the same times. It should be noted that the conventional arts such as
patent documents -
FIG. 1 is a plane view illustrating the insulatingtape 1 of theCOF 10. As illustrated inFIG. 1 , that region (mounting region) 8 a of the insulatingtape 1 on which the semiconductor element 3 (not illustrated) is to be mounted is not coated with the solder resist 5. Theconnection section 4 is that part of thewiring pattern 2 of the insulatingtape 1 which is included in a region (facing region) that is to face against theprotrusion electrode 6 of the semiconductor element 3 (not illustrated). Theconnection section 4 has a shape whose width is changed at a point between both ends. More specifically, that portion of theconnection section 4 of thewiring pattern 2 which is located toward a middle of thesemiconductor element 3 has a narrower width than that portion thereof located toward an outer circumference of thesemiconductor element 3. - With this configuration, the
wiring pattern 2 is intruded to have a more complex shape when intruded into theprotrusion electrode 6 as illustrated inFIG. 2 (d) than, e.g., in a case where thewiring pattern 2 has a constant width. This configuration gives much firmer connection. - Moreover, the
wiring pattern 2 is positioned from that region of the insulatingtape 1 on which the outer circumference of thesemiconductor element 3 is to be mounted, toward that region the insulatingtape 1 on which the middle of thesemiconductor element 3 is to be mounted thus, theconnection section 4 has a shape that is to be positioned with respect to theprotrusion electrode 6 in such a manner that the shape points toward the middle of thesemiconductor element 3. - More specifically, it is preferable that X approximately satisfies Y/3≦X≦2Y/3, where Y is a length of the region (facing
region 8 b) facing theprotrusion electrode 6 of thesemiconductor element 3, and X is that portion of the region which is associated with a narrow-width portion of thewiring pattern 2 on the insulatingtape 1, as illustrated inFIG. 3 . This configuration makes it easier for the narrow-width portion of thewiring pattern 2 to be in contact with theprotrusion electrode 6 of thesemiconductor element 3, even when a positional error occurs in bonding theprotrusion electrode 6 with theconnection section 4 of thewiring pattern 2. For instance, if X is smaller than approximate ⅓ of Y, the above-mentioned effect becomes small. If X is larger than approximate ⅔ of Y, that part of the region which is associated with a wide-width portion of the wiring pattern that is to be intruded into theprotrusion electrode 6 becomes small in area, thereby resulting in lower connection strength. - Moreover, the production of the
COF 10 of the present embodiment adopts the bonding technique heating to the low temperature of approximately 230° C. to 250° C. This leads to reduction of shrinkage of thewiring pattern 2 including theconnection section 4. This reduces the connection failure due to the cumulative dimensional error of thewiring pattern 2. - Moreover, even if the
wiring pattern 2 is deformed when the shrinkage or the like occurs, the intervene of the insulatingresin 7 between thewiring pattern 2 and thesemiconductor element 3 significantly reduces a possibility that thewiring pattern 2 touches thesemiconductor element 3. Thereby, it is possible to prevent the “edge touch” (contact failure). - In the COFs produced according to the conventional NCP and the like method, the protrusion electrode and the wiring pattern are bonded by pressing the protrusion to be in contact with the wiring pattern and curing the resin to shrink. Therefore, the COFs produced according to the conventional NCP and the like method has a rather poor connection reliability between the protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape.
- On the other hand, the configuration of the COF of the present embodiment allows relatively firm connection. Therefore, with the configuration of the COF of the present embodiment, the connection reliability between the protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape, and the yield are improved as good as the conventional TCP, compared with the conventional NCP and the like method.
- Temperature is not only the factor that affects an amount of the shrinkage of the
wiring pattern 2. Apart from the temperature, the following factors affects the amount of the shrinkage: the width of the wiring pattern, wiring pattern pitch, spaces between the wiring patterns, a material, the thickness, moisture absorption amount of, the insulating tape, whether preliminary heating is performed or not, heating time including the preliminary heating, and the like. Because there are so many factors affecting the amount of the shrinkage, it is difficult to compare the conventional configuration and the configuration of the present embodiment numerically. - [Modification 1]
- A modification of the above embodiment is explained here. Although the above embodiment discuses the COF produced by (i) heating (with low temperature) after pressing, and (ii) curing, the present invention is not limited to this. The COF may be pressed after causing the expansion by heat application, and be cured, as described below. The COF (
COF 10 a) of the present modification is identical with the above embodiment except that the production is carried out in the different order. For example, the COF (COF 10 a) of the present modification has the configuration illustrated inFIG. 1 . Therefore, members and means having the same functions are labeled in the same manner, and their explanation is omitted here. - As illustrated in FIGS. 4(a) and 4(b), corresponding to FIGS. 2(a) and 2(b), a
wiring pattern 2 is provided on aninsulating tape 1 and aconnection section 4 is provided. Then, a solder resist 5 is applied and an insulatingresin 7 is applied. - Next, in the present modification, while heat is applied in Direction D2, a
protrusion electrode 6 of asemiconductor 3 is positioned to face theconnection section 4 of thewiring pattern 2, as illustrated inFIG. 4 (c). In this state, the insulatingtape 1 and thewiring pattern 2 are thermally expanded as indicated byDirection 3. Theprotrusion electrode 6 is positioned with respect to thewiring pattern 2 in a position thewiring pattern 2 has when the expansion occurs. - Then, as illustrated in
FIG. 4 (d), thesemiconductor element 3 is heated while being pressed inDirection 1. With this, theprotrusion electrode 6 is connected with thewiring pattern 2 in the position which thewiring pattern 2 has when the insulatingtape 1 is expanded. - As the heat application proceeds, the insulating
resin 7 is thermoset. - After that, as illustrated in
FIG. 4 (e), cooling is performed at a normal temperature. The cooling causes the insulatingtape 1 to thermally shrink inDirection 4, and the insulatingresin 7 to be cured to shrink in Direction D5. Thewiring pattern 2, which has the configuration of theconnection section 4 illustrated inFIG. 1 , is intruded into theprotrusion electrode 6, thereby to be connected with theprotrusion electrode 6. In the COF10 a of the present modification, the forces inDirections FIG. 4 (e) cause theprotrusion electrode 6 of thesemiconductor element 3 and thewiring pattern 2 of the insulatingtape 1 to be strongly secured (connected) with each other. Specifically, theconnection section 4 has a shape that causes theprotrusion electrode 6 to be “hooked” with theconnection section 4. Thus, it is possible to attain better connection strength. Therefore, it is possible to further improve the connection reliability and yield. - [Modification 2]
- Another modification is explained below. In the above embodiment, that portion of the
wiring pattern 2 which is to face with theprotrusion electrode 6 of thesemiconductor element 3 has the shape whose width is changed between both the ends of that portion. More specifically, that portion of theconnection section 4 of thewiring pattern 2 which is located toward the middle of thesemiconductor element 3 is narrower in width than that portion thereof located toward the outer circumference of thesemiconductor element 3. - The present invention is not limited to this. As described in the present modification, the wiring pattern may be extended into but not across the region that is to face a
protrusion electrode 6 of asemiconductor element 3. That is, awiring pattern 2 may be configured such that, as illustrated inFIG. 5 , a tip portion of thewiring pattern 2 is within a facingregion 8 b of thewiring pattern 2. Hereinafter, members and means having the same function as these in the above embodiment are labeled in the same manner, and their explanation is omitted here. - An
insulating tape 1 of aCOF 10 b of the present modification is configured such that, as illustrated inFIG. 5 , a distance between tip portions, which face each other, ofwiring patterns 2 a on the insulatingtape 1 is longer than a distance betweencorresponding protrusion electrodes 6 of thesemiconductor element 3. - Production of the
COF 10 b is described below, referring to FIGS. 6(a) to 6(d). - As illustrated with FIGS. 6(a) and 6(b) corresponding to FIGS. 2(a) and 2(b), the
wiring pattern 2 a having the above-mentioned arrangement is provided on the insulatingtape 1, and aconnection section 4 a is provided. Then, a solder resist 5 is applied, and an insulatingresin 7 is applied. - After that, as illustrated in
FIG. 6 (c), the protrusion electrode (bump) 6 of thesemiconductor element 3 is positioned to face theconnection section 4 a of thewiring pattern 2 a. Then, theprotrusion element 6 is pressed in Direction D1 by using a pulse heating tool (not illustrated). - As illustrated in
FIG. 6 (d), thesemiconductor element 3 is bonded with a surface of the insulatingtape 1 by heating to approximately 230° C. to 250° C. while pressing. Thereby, thesemiconductor element 3 is mounted on the insulatingtape 1. With this, theprotrusion electrode 6 of thesemiconductor element 3 is electrically connected with thecorresponding connection section 4 a of thewiring pattern 2 a provided on the surface of the insulatingtape 1. Then, thesemiconductor element 3 is sealed as a result of the thermosetting of the insulatingresin 7. Thereafter, the pressure is released after the temperature of the pulse heating tool is lowered to approximately a normal temperature. - As illustrated in
FIG. 7 , the configuration on a cross section taken on B-B′ ofFIG. 6 (d) is such that theconnection section 4 a of thewiring pattern 2 a is intruded into theprotrusion electrode 6. - As described above, in the
COF 10 b of the present modification, theconnection section 4 a of thewiring pattern 2 a of the insulatingtape 1 is shaped such that, as illustrated inFIG. 5 , theconnection section 4 a is extended into but not across the facing region that is to face theprotrusion electrode 6 of thesemiconductor element 3. This shape of theconnection section 4 a secures that a predetermined area of theconnection section 4 a of thewiring pattern 2 a touches with theprotrusion electrode 6 when theconnection section 4 a intrudes into theprotrusion electrode 6. This attains a predetermined strong connection between theconnection section 4 a of thewiring pattern 2 a and theprotrusion electrode 6. - Moreover, because the
wiring pattern 2 a is extended toward a middle of that region to which thesemiconductor element 3 is to be mounted, from an outer circumference of the region. Therefore, theconnection section 4 a is positioned with respect to theprotrusion electrode 6 in such a manner that theconnection section 4 a is extended toward the middle of thesemiconductor element 3. - More specifically, as illustrated in
FIG. 8 , it is preferable that W is approximately satisfies Z/3≦W≦2Z/3, where Z is a length of a region (facingregion 8 b) facing theprotrusion electrode 6 of thesemiconductor element 3, and W is a length of that portion of the region to which theconnection section 4 a of thewiring pattern 2 a is not provided. With this configuration, a tip portion of thewiring pattern 2 a is surely in contact with theconnection electrode 6 of thesemiconductor element 3 even if misregistration occurs when bonding theprotrusion electrode 6 and theconnection section 4 a of thewiring pattern 2 a. For example, if W is smaller than approximately ⅓ of Z, the above effect becomes small. If W is larger than approximately ⅔ of Z, that portion of the region which is associated with theconnection section 4 a of thewiring pattern 2 a that is to be intruded into theprotrusion electrode 6 becomes small. This results in lower connection strength. - [Modification 3]
- Still another modification is explained below. The present modification is a modification of the
modification 2. The above embodiment discusses the case where the width of thewiring pattern 2 a is narrower than the portion thereof which is to face theprotrusion electrode 6 of thesemiconductor element 3. The present invention is not limited to this. - Specifically, as illustrated in
FIG. 9 , a width of aconnection section 4 c of the wiring pattern may be thicker than a portion which is to face aprotrusion electrode 6 of asemiconductor element 3.FIG. 9 corresponds to the cross section taken on B-B′ ofFIG. 6 (d). In the following, members and means having the same functions as those in the above embodiment are labeled in the same manner and their explanation is omitted. - In this configuration, the width of the
wiring pattern 2 a is thick, thewiring pattern 2 a is extended into but not across a region which is to face theprotrusion electrode 6 of thesemiconductor element 3. Therefore, in intruding thewriting pattern 2 a into theprotrusion electrode 6, it is possible to give a predetermined strength to the connection of theconnection section 4 c of thewiring pattern 2 a with theprotrusion electrode 6. Therefore, thewiring pattern 2 a and theprotrusion electrode 6 can be connected with a predetermined strength. - Because the
wiring pattern 2 a on the insulatingtape 1 is connected with theprotrusion electrode 6 of thesemiconductor element 3 by intruding into or pressing down theprotrusion electrode 6 in such a manner that part of theprotrusion electrode 6 which is inner with respect to the semiconductor is left intact. Therefore, even if the width of the wiring pattern is larger than the width of the protrusion electrode, it is possible to attain a connection reliability as good as in the case where the wiring pattern has the narrower width. - Here, there are some case where it is difficult to fabricate the
wiring pattern 2 of the insulatingtape 1 to be narrow. For example, an etching technique of a FPC (Flexible Printed Circuit) maker has a difficulty to fabricate the width of the wiring pattern of the insulating tape to be narrow. In this case, the width of the wiring pattern is thicker than the width of the protrusion electrode of the semiconductor element. In such a case, it is possible to attain a COF having firm connection can be attained by adopting the configuration of the present modification. - Conventional TCP tape makers have no difficulty to fabricate the width of the wiring pattern to be narrow. On the other hand, the conventional NCP and the like method becomes poorer in the connection reliability when the width of the wiring pattern is wider than that of the protrusion electrode, because the connection is established only by (i) the contact caused by the pressure application and by (ii) the shrinkage of the cured resin.
- [Modification 4]
- Yet another modification is explained below. The present modification is a modification of the
modification 2. As described in the present modification, aninsulting resin 7 a to intervene asemiconductor element 3 and aninsulating tape 1 may containconductive particles 14 dispersed therein. In the following, members and means having the same functions as in the above embodiment are labeled in the same manner and their explanation is omitted here. - As illustrated in
FIG. 10 (a) corresponding toFIG. 6 (a), awiring pattern 2 a is provided on the insulatingtape 1. Aconnection section 4 a is provided, and a solder resist 5 is applied. - Then, the insulating
resin 7 a in which theconductive particles 14 are dispersed is applied, as illustrated inFIG. 10 (b). A material of theconductive particles 14 is not particularly limited. For example, theconductive particles 14 may be gold-coated resin particles, nickel particles or the like. - After that, as illustrated in
FIG. 10 (c), a protrusion electrode (bump) 6 is so positioned to face aconnection section 4 a of thewiring pattern 2 a. Then, theprotrusion electrode 6 is pressed inDirection 1 by using a pulse heating tool (not illustrated). As illustrated inFIG. 10 (d), thesemiconductor element 3 is bonded with and mounted on a surface of the insulatingtape 1 by heating to approximately 230° C. to 250° C. while pressing. With this, theprotrusion electrode 6 of thesemiconductor element 3 is electrically connected with thecorresponding connection section 4 a of thewiring pattern 2 a provided on the surface of the insulatingtape 1. Then, thesemiconductor element 3 is sealed by thermosetting of the insulatingresin 7. Then, pressure is released after a temperature of the pulse heating tool is lowered to about normal temperature. - As described above, a semiconductor device according to present invention is arranged to include an insulating tape on which a plurality of wiring patterns are provided; a semiconductor element having protrusion electrodes that are respectively electrically connected with the insulting tape via the corresponding wiring patterns; an insulating resin provided between the semiconductor element and the insulating tape; and connection sections (i) respectively provided in those facing regions of the wiring patterns which respectively faces the corresponding protrusion electrodes, and (ii) connected with the corresponding protrusion electrodes in such a manner that the connection sections deform and intrude into the corresponding protrusion electrodes, while pushing away the insulating resin.
- In the above arrangement, the insulating tape may be extended toward a middle of the semiconductor element from the outer circumference of a region in which the semiconductor element is mounted.
- In addition to the above arrangement, a semiconductor device according to the present invention may be arranged such that the connection section of each wiring pattern has a shape different from a shape of that portion of each wiring pattern which is adjacent to the connection section.
- With the arrangement in which the shape of the connection section is different from the shape of the portion adjacent to the connection section, the bonding between the connection section and the protrusion section can be strong when the connection section is connected with the protrusion electrode by intruding into the protrusion electrode, because the connection section is used as a hook portion.
- On the other hand, if the shape of the connection section is the same as that of the portion adjacent to the connection section, the protrusion electrode will not be hooked by the connection section. Therefore, the strength of the bonding will not be improved so much.
- In addition to the above arrangement, a semiconductor device according to the present invention is arranged such that at least part of an edge of the connection section of each wiring pattern is not parallel with a direction in which the each wiring pattern is extended.
- With this arrangement in which at least part of the edge of the connection section of each wiring pattern is not parallel with the direction in which the each wiring pattern is extended, the bonding between the connection section and the protrusion section can be strong when the connection section is connected with the protrusion electrode by intruding into the protrusion electrode, because the connection section is used as a hook portion.
- On the other hand, if the shape of the connection section is the same as that of the portion adjacent to the connection section, the protrusion electrode will not be hooked by the connection section.
- The shape of the edge of the connection section of the wiring pattern may be also described such that there are at least two independent directions parallel to a portion of the edge.
- In addition to the above amendment, a semiconductor device according to the present invention is arranged such that the connection sections are at least partly narrower than the wiring patterns in width.
- This arrangement allows part of the wiring pattern to be narrow in width and the connection section to be served as the hook section. Thereby, the bonding between the connection section and the protrusion electrode becomes strong.
- In addition to the above arrangement, a semiconductor device according to the present invention is arranged such that each connection section has a narrower-width portion and a wider-width portion, the narrower-width portion located toward a middle of the semiconductor element, and the wider-width portion located toward an outer circumference of a region in which the semiconductor element is mounted.
- As described above, the wiring pattern may have a narrower-width portion and a wider-width portion, the narrower width portion located toward the middle of the region on which the semiconductor element is mounted. With this arrangement, the connection section serves as a hook section, thereby to attain a strong bonding between the connection section and the protrusion electrode.
- The semiconductor device may be described as below: A COF semiconductor device including a thin film insulating tape on which a plurality of wiring patterns are provided, a semiconductor element electrically connected with the wiring patterns, and an insulating resin intervening between the semiconductor element and the insulating tape, protrusion electrodes of the semiconductor element and connection sections of the wiring patterns being connected respectively, the COF semiconductor device arranged such that (i) the wiring patterns having a narrower-width portion, located toward a middle of the semiconductor element and started from a point of a region facing the protrusion electrode, and (ii) when connection of the protrusion electrode and the wiring pattern is carried out while curing the insulating resin, the wiring pattern having the width and shape intrudes into the protrusion electrodes or at least partly deforms the protrusion section thereby to be connected with the protrusion electrode.
- In addition to the aforementioned arrangement, a semiconductor device according to the present invention is arranged such that that portion of each facing regions which is associated with the narrower-width portion is not less than ⅓ but not more than ⅔ of the facing regions in length.
- With this arrangement, it is easy to cause the narrower-width portion to be in contact with the protrusion electrode of the semiconductor, even if positional misregistration occurs in bonding the protrusion electrode and the connection section of the wiring pattern. For example, if the above ratio is less than ⅓ approximately, the misregistration may cause the narrower-width portion to be off the protrusion electrode. The effect attained in this case would be small. If the ratio is larger than ⅔ approximately, that part of the wider-width portion which intrudes into the protrusion electrode becomes small in area, thereby resulting in weaker connection strength.
- The this arrangement may be described as an arrangement in which a length of the narrow-width portion of the wiring pattern is approximately ⅓ to ⅔ of a length of the protrusion electrode.
- In addition to the above arrangement, a semiconductor device according to the present invention is arranged such that the connection sections are respectively extended into but not across the facing regions.
- As in this arrangement, a region including a tip of the wiring pattern may be including in that region of the wiring pattern which faces the protrusion electrode of the semiconductor element. With this arrangement again, the connection section can serve as a hook section, thereby attaining a strong bonding between the connection section and the protrusion electrode.
- In addition to the above arrangement, a semiconductor device according to the present invention is arranged such that the insulating tape is extended toward a middle of the semiconductor element from the outer circumference of a region in which the semiconductor element is mounted; and a distance between tip portions, which face each other, of the wiring patterns on the insulating tape is longer than a distance between the corresponding protrusion electrodes of the semiconductor element.
- With this arrangement, the wiring pattern of the insulating tape intrudes into the protrusion electrode of the semiconductor element, leaving part of that portion of the wiring pattern which is located toward the middle of the semiconductor element. With this, the connection sections are so provided that the connection sections are extended toward the middle of the semiconductor element from the outer circumference of the semiconductor element. Thereby, the bonding becomes further strong.
- The semiconductor device may be described as below: A COF semiconductor device including a thin film insulating tape on which a plurality of wiring patterns are provided, a semiconductor element electrically connected with the wiring patterns, and an insulating resin intervening between the semiconductor element and the insulating tape, protrusion electrodes of the semiconductor element and connection sections of the wiring patterns being connected respectively, the COF semiconductor device arranged such that (i) a distance between tip portions, which face each other, of the wiring patterns on the insulating tape is longer than a distance between the corresponding protrusion electrodes of the semiconductor element and (ii) when connection of the protrusion electrode and the wiring pattern is carried out while curing the insulating resin, the wiring pattern having the width and shape intrudes into the protrusion electrodes or at least partly deforms the protrusion section thereby to be connected with the protrusion electrode.
- In addition to the aforementioned arrangement, a semiconductor device according to the present invention is arranged such that that portions of the facing regions into which the connection sections are respectively extended are not less than ⅓ but not more than ⅔ of the facing regions in length.
- With this arrangement, it is easy to cause the narrower-width portion to be in contact with the protrusion electrode of the semiconductor, even if positional misregistration occurs in bonding the protrusion electrode and the connection section of the wiring pattern. For example, if the above ratio is more than ⅔ approximately, the misregistration may cause the tip portion to be off the protrusion electrode. The effect attained in this case would be small. If the ratio is less than ⅓ approximately, that part of the wiring pattern which intrudes into the protrusion electrode becomes small in area, thereby resulting in weaker connection strength.
- The above arrangement may be described as an arrangement in which a length of that portion of the wiring pattern of the insulting tape which intrudes into or deform the protrusion electrode so as to be connected with the protrusion electrode is approximately ⅓ to ⅔ of the length of the protrusion electrode.
- In addition to the aforementioned arrangement, a semiconductor device according to the present invention is arranged such that a wider-width portion of each wiring pattern has a width narrower than a width of the corresponding protrusion electrode.
- When the wider-width portion of the wiring pattern is narrower than the width of the protrusion electrode as in this arrangement, it is possible to have a larger connection area between the wiring pattern and the protrusion electrode, e.g., in case where the shape of the connection section of the wiring pattern is different from the other portion of the wiring pattern than in case where the shape of the connection section is the same as that of the other portion. This arrangement attains better bonding strength.
- This arrangement may be described as an arrangement in which the width of the wider-width portion of the wiring pattern of the insulating tape is smaller than the width of the protrusion electrode of the semiconductor element. Moreover, this arrangement may be described as an arrangement in which a width of that end of the wiring pattern which is to be connected with the protrusion electrode of the semiconductor element is smaller than the protrusion electrode.
- In addition to the aforementioned arrangement, a semiconductor device of the present invention is arranged such that a wider-width portion each wiring pattern has a width equal to or wider than a width of the corresponding protrusion electrode.
- This arrangement makes the present invention applicable to the case where the width of the wiring pattern is wider than the width of the protrusion electrode.
- There are some cases where the width of the wiring patterns cannot be fabricated to be thin when the wiring patterns are formed on the insulating tape. With this arrangement, the present invention becomes applicable to such cases, thereby improving the bonding strength therein.
- This arrangement may be described as an arrangement in which the width of the wider-width portion of the wiring pattern of the insulating tape is equal to or larger than the width of the protrusion electrode of the semiconductor element. Moreover, this arrangement may be described as an arrangement in which the width of that end of the wiring pattern which is to be connected with the protrusion electrode is equal to or larger than the width of the protrusion electrode.
- In addition to the aforementioned arrangement, a semiconductor device according to the present invention is arranged such that the insulating resin comprises conductive particles.
- With this arrangement, it is possible to surely attain an electric connection between the protrusion electrode of the semiconductor element and the connection section of the wiring pattern. This arrangement may be described as an arrangement in which conductive particles are dispersed in the insulating resin in advance.
- As described above, a method of the present invention for manufacturing a semiconductor device comprising (i) an insulating tape on which a plurality of wiring patterns are provided, and (ii) a semiconductor element having protrusion electrodes that are to be respectively electrically connected with the insulting tape via the wiring patterns, the method comprising: preparing connection sections respectively in those facing regions of the wiring patterns which respectively face the corresponding protrusion electrodes, and providing an insulating resin between the semiconductor element and the insulating tape; and connecting the connection sections respectively with the corresponding protrusion electrodes in such a manner that the connection sections respectively deform and intrude into the corresponding protrusion electrodes, while pushing away the insulating resin.
- In addition to the above arrangement, a method of the present invention is arranged such that the step of connecting is performed while the insulating tape is thermally expanded by heating.
- With this arrangement, by subjecting the insulating resin to the heat application to be cured and cooling to the normal temperature, the thermal shrinkage of the insulating tape and the curing-induced shrinkage of the insulating resin allow the protrusion electrode of the semiconductor element and the connection section of the wiring pattern to be firmly secured (connected).
- The method of this arrangement may be described as a method for manufacturing a COF semiconductor device arranged such that (i) the connecting the wiring pattern of the insulting tape and the protrusion electrode of the semiconductor element is performed in such a manner that the protrusion electrode is connected with the connection section located in a position which the connection section has when the insulting tape is thermally expanded, the insulting tape and the semiconductor element being intervened with the insulating resin, and that (ii) the insulating resin is heated to be cured and then cooled down to a normal temperature. With the method the thermal shrinkage of the insulating tape and the curing-induced shrinkage of the insulating resin allow the protrusion electrode of the semiconductor element and the connection section of the wiring pattern to be firmly secured (connected).
- As described above, the wiring pattern of the insulting tape having the aforementioned shape and width intrudes into or partly deforms the protrusion electrode while the connection of the protrusion electrode and the wiring pattern and the curing of the insulating resin are performed at the same time. This gives a relatively strong connection between the protrusion electrode and the connection section. Therefore, compared with the conventional NCP and the like methods, it is possible to attain connection reliability between the protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape and yield as good as the conventional TCP.
- The COF produced by thus performing the connection and sealing is a semiconductor device including a thin-film insulating tape on which a plurality of wiring patterns are provided, and a semiconductor element electrically connected with the wiring patterns, the semiconductor element and the insulating tape being intervened with an insulating resin, and a protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape. This semiconductor device have better connection reliability and yield of the wiring pattern, and have any one of the following arrangements (a) to (c):
-
- (a) regardless of which type of material and plating specification of the protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape, the wiring pattern which is connected with the protrusion electrode has a narrower-width portion, which starts from part of the protrusion electrode (approximately the narrower-width portion is extended over ⅓ to ⅔ of the length of the protrusion electrode) and which is located toward a middle of the semiconductor element, and the wiring pattern having the shape and width is connected with the protrusion electrode intrudes into or partly deforms the protrusion electrode while the connection of the protrusion electrode and the wiring pattern and the curing of the insulating resin are performed at the same time;
- (b) a distance between tip portions, which face each other, of the wiring patterns on the insulating tape is longer than a distance between the corresponding protrusion electrodes of the semiconductor element, and while the connection of the protrusion electrode and the wiring pattern and the curing of the insulating resin are performed at the same time, the wiring pattern intrudes into or deforms the protrusion electrode, leaving that portion of the protrusion electrode which is located toward the middle of the semiconductor, (the portion is extended over approximately ⅓ to ⅔ of the length of the protrusion electrode); and
- (c) the connecting the wiring pattern of the insulting tape and the protrusion electrode of the semiconductor element is performed in such a manner that the protrusion electrode is connected with the connection section located in a position which the connection section has when the insulting tape is thermally expanded, the insulting tape and the semiconductor element is intervened with the insulating resin, and the insulating resin is heated to be cured and then cooled down to a normal temperature, whereby the thermal shrinkage of the insulating tape and the curing-induced shrinkage of the insulating resin allow the protrusion electrode of the semiconductor element and the connection section of the wiring pattern to be firmly secured (connected).
- By arranging (a) regardless of which type of material and plating specification of the protrusion electrode of the semiconductor element and the wiring pattern of the insulating tape, the wiring pattern which is connected with the protrusion electrode has a narrower-width portion, which starts from part of the protrusion electrode (that part is approximately ⅓ to ⅔ of the length of the protrusion electrode) and which is located toward a middle of the semiconductor element, and the wiring pattern having the shape and width is connected with the protrusion electrode intrudes into or partly deforms the protrusion electrode while the connection of the protrusion electrode and the wiring pattern and the curing of the insulating resin are performed at the same time, (b) a distance between tip portions, which face each other, of the wiring patterns on the insulating tape is longer than a distance between the corresponding protrusion electrodes of the semiconductor element, and while the connection of the protrusion electrode and the wiring pattern and the curing of the insulating resin are performed at the same time, the wiring pattern intrudes into or deforms the protrusion electrode, leaving that portion of the protrusion electrode which is located toward the middle of the semiconductor, (the portion is approximately ⅓ to ⅔ of the length of the protrusion electrode), or (c) the connecting the wiring pattern of the insulting tape and the protrusion electrode of the semiconductor element is performed in such a manner that the protrusion electrode is connected with the connection section located in a position which the connection section has when the insulting tape is thermally expanded, the insulting tape and the semiconductor element is intervened with the insulating resin, and the insulating resin is heated to be cured and then cooled down to a normal temperature, whereby the thermal shrinkage of the insulating tape and the curing-induced shrinkage of the insulating resin allow the protrusion electrode of the semiconductor element and the connection section of the wiring pattern to be firmly secured (connected), it is possible to attain connection reliability between the protrusion electrode and the wiring pattern, and yield as good as the conventional TCP.
- As described above, a semiconductor device present invention is arranged such that a connection section is provided in that region of the wiring pattern of the insulating tape which is to face the protrusion electrode of the semiconductor element. The connection section is to introduce into the protrusion electrode, deforming the protrusion electrode. An insulating resin is provided between the semiconductor element and the insulating tape. The protrusion electrode and the connection section is connected in such a manner that the connection section intrudes into the protrusion electrode, pushing away the insulating resin.
- With this arrangement, it is possible to have a higher bonding strength between the connection section and the protrusion electrode.
- For example, in this arrangement, the shape of the connection section may be different from other portion of the wiring pattern, or the edge of the wiring pattern may not be partly parallel to the direction in which the wiring pattern is extended. Moreover, for example, at least part of the connection section may be narrower. The wiring section may have a leading end that has a narrower width. For example, the tip portion of the wiring pattern may be included in the connection section. By arranging as such, the effect of this arrangement can be improved.
- The semiconductor device according to the present invention can have better connection reliability and yield. Thus, the semiconductor device can be manufacture with low cost and is suitable for mass production.
- The invention being thus described, it will be obvious that the same way may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.
Claims (16)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-114683 | 2004-04-08 | ||
JP2004114683A JP3833669B2 (en) | 2004-04-08 | 2004-04-08 | Semiconductor device and manufacturing method of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050224939A1 true US20050224939A1 (en) | 2005-10-13 |
US7304394B2 US7304394B2 (en) | 2007-12-04 |
Family
ID=35059752
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/100,541 Active US7304394B2 (en) | 2004-04-08 | 2005-04-07 | Semiconductor device and method for manufacturing same |
Country Status (5)
Country | Link |
---|---|
US (1) | US7304394B2 (en) |
JP (1) | JP3833669B2 (en) |
KR (1) | KR100727506B1 (en) |
CN (1) | CN100390973C (en) |
TW (1) | TWI265618B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070087481A1 (en) * | 2005-10-19 | 2007-04-19 | Himax Technologies, Inc. | Underfill aiding process for a tape |
US20080224325A1 (en) * | 2007-03-16 | 2008-09-18 | Fujitsu Limited | Wiring board, mounting structure for electronic components, and semiconductor device |
CN100463158C (en) * | 2006-08-21 | 2009-02-18 | 南茂科技股份有限公司 | Thin-film flip-chip packaging construction and multilayer circuit rewinding structure |
US20120135565A1 (en) * | 2010-11-29 | 2012-05-31 | Elpida Memory, Inc. | Method of manufacturing semiconductor device including filling gap between substrates with mold resin |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007158081A (en) * | 2005-12-06 | 2007-06-21 | Shinko Electric Ind Co Ltd | Mounting substrate and semiconductor device |
JP5076315B2 (en) * | 2005-12-26 | 2012-11-21 | 富士ゼロックス株式会社 | Wiring board and flip chip mounting structure |
KR100837281B1 (en) | 2007-05-23 | 2008-06-11 | 삼성전자주식회사 | Semiconductor device package and method of fabricating the same |
KR102215881B1 (en) * | 2014-02-17 | 2021-02-17 | 삼성디스플레이 주식회사 | Tape package and display apparatus having the same |
JP6507374B2 (en) * | 2016-04-21 | 2019-05-08 | パナソニックIpマネジメント株式会社 | Component crimping apparatus and component crimping method |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US227256A (en) * | 1880-05-04 | Cattle-stanchion | ||
US3733685A (en) * | 1968-11-25 | 1973-05-22 | Gen Motors Corp | Method of making a passivated wire bonded semiconductor device |
US5118370A (en) * | 1986-11-07 | 1992-06-02 | Sharp Kabushiki Kaisha | LSI chip and method of producing same |
US5326428A (en) * | 1993-09-03 | 1994-07-05 | Micron Semiconductor, Inc. | Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability |
US5541525A (en) * | 1991-06-04 | 1996-07-30 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5844418A (en) * | 1991-06-04 | 1998-12-01 | Micron Technology, Inc. | Carrier having interchangeable substrate used for testing of semiconductor dies |
US6037786A (en) * | 1996-12-13 | 2000-03-14 | International Business Machines Corporation | Testing integrated circuit chips |
US6333555B1 (en) * | 1997-12-12 | 2001-12-25 | Micron Technology, Inc. | Interconnect for semiconductor components and method of fabrication |
US6414506B2 (en) * | 1993-09-03 | 2002-07-02 | Micron Technology, Inc. | Interconnect for testing semiconductor dice having raised bond pads |
US6664133B2 (en) * | 2001-10-10 | 2003-12-16 | Shinko Electric Industries Co., Ltd. | Lead frame and method of manufacturing the same |
US20040094846A1 (en) * | 2002-08-21 | 2004-05-20 | Kazuyuki Yamada | Semiconductor device mounting method, semiconductor device mounting structure, ellectro-optical device, electro-optical device manufacturing method and electronic device |
US6828812B2 (en) * | 1991-06-04 | 2004-12-07 | Micron Technology, Inc. | Test apparatus for testing semiconductor dice including substrate with penetration limiting contacts for making electrical connections |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60262430A (en) | 1984-06-08 | 1985-12-25 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
JPH0777227B2 (en) | 1986-12-16 | 1995-08-16 | 松下電器産業株式会社 | Method for manufacturing semiconductor device |
JP2938344B2 (en) * | 1994-05-15 | 1999-08-23 | 株式会社東芝 | Semiconductor device |
JPH10262430A (en) * | 1997-03-25 | 1998-10-06 | Yasoji Harada | Intra-soil imparting object supplier |
JPH11251363A (en) | 1998-03-03 | 1999-09-17 | Olympus Optical Co Ltd | Flip-chip mounting method and structure thereof |
JP3278055B2 (en) * | 1998-06-30 | 2002-04-30 | セイコーインスツルメンツ株式会社 | Electronic circuit device |
JP3494940B2 (en) | 1999-12-20 | 2004-02-09 | シャープ株式会社 | Tape carrier type semiconductor device, manufacturing method thereof, and liquid crystal module using the same |
JP2001223243A (en) * | 2000-02-14 | 2001-08-17 | Seiko Epson Corp | Semiconductor device and its manufacturing method, circuit board and electronic equipment |
JP3582513B2 (en) | 2001-11-14 | 2004-10-27 | セイコーエプソン株式会社 | Semiconductor device and its manufacturing method, circuit board, and electronic equipment |
JP3512772B2 (en) * | 2001-12-26 | 2004-03-31 | Necエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP4056424B2 (en) | 2003-05-16 | 2008-03-05 | シャープ株式会社 | Manufacturing method of semiconductor device |
-
2004
- 2004-04-08 JP JP2004114683A patent/JP3833669B2/en not_active Expired - Lifetime
-
2005
- 2005-04-06 TW TW094110888A patent/TWI265618B/en active
- 2005-04-07 KR KR1020050028932A patent/KR100727506B1/en not_active IP Right Cessation
- 2005-04-07 US US11/100,541 patent/US7304394B2/en active Active
- 2005-04-08 CN CNB2005100648778A patent/CN100390973C/en not_active Expired - Fee Related
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US227256A (en) * | 1880-05-04 | Cattle-stanchion | ||
US3733685A (en) * | 1968-11-25 | 1973-05-22 | Gen Motors Corp | Method of making a passivated wire bonded semiconductor device |
US5118370A (en) * | 1986-11-07 | 1992-06-02 | Sharp Kabushiki Kaisha | LSI chip and method of producing same |
US5541525A (en) * | 1991-06-04 | 1996-07-30 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5844418A (en) * | 1991-06-04 | 1998-12-01 | Micron Technology, Inc. | Carrier having interchangeable substrate used for testing of semiconductor dies |
US6828812B2 (en) * | 1991-06-04 | 2004-12-07 | Micron Technology, Inc. | Test apparatus for testing semiconductor dice including substrate with penetration limiting contacts for making electrical connections |
US5326428A (en) * | 1993-09-03 | 1994-07-05 | Micron Semiconductor, Inc. | Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability |
US6414506B2 (en) * | 1993-09-03 | 2002-07-02 | Micron Technology, Inc. | Interconnect for testing semiconductor dice having raised bond pads |
US6037786A (en) * | 1996-12-13 | 2000-03-14 | International Business Machines Corporation | Testing integrated circuit chips |
US6333555B1 (en) * | 1997-12-12 | 2001-12-25 | Micron Technology, Inc. | Interconnect for semiconductor components and method of fabrication |
US6664133B2 (en) * | 2001-10-10 | 2003-12-16 | Shinko Electric Industries Co., Ltd. | Lead frame and method of manufacturing the same |
US20040094846A1 (en) * | 2002-08-21 | 2004-05-20 | Kazuyuki Yamada | Semiconductor device mounting method, semiconductor device mounting structure, ellectro-optical device, electro-optical device manufacturing method and electronic device |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070087481A1 (en) * | 2005-10-19 | 2007-04-19 | Himax Technologies, Inc. | Underfill aiding process for a tape |
CN100463158C (en) * | 2006-08-21 | 2009-02-18 | 南茂科技股份有限公司 | Thin-film flip-chip packaging construction and multilayer circuit rewinding structure |
US20080224325A1 (en) * | 2007-03-16 | 2008-09-18 | Fujitsu Limited | Wiring board, mounting structure for electronic components, and semiconductor device |
US8659168B2 (en) * | 2007-03-16 | 2014-02-25 | Fujitsu Semiconductor Limited | Wiring board for flip-chip mounting, mounting structure of electronic components on wiring board, and semiconductor device including wiring board |
TWI470707B (en) * | 2007-03-16 | 2015-01-21 | Fujitsu Semiconductor Ltd | Wiring board and mounting structure for electronic components |
US20120135565A1 (en) * | 2010-11-29 | 2012-05-31 | Elpida Memory, Inc. | Method of manufacturing semiconductor device including filling gap between substrates with mold resin |
US8889483B2 (en) * | 2010-11-29 | 2014-11-18 | Ps4 Luxco S.A.R.L. | Method of manufacturing semiconductor device including filling gap between substrates with mold resin |
Also Published As
Publication number | Publication date |
---|---|
US7304394B2 (en) | 2007-12-04 |
CN1684249A (en) | 2005-10-19 |
TWI265618B (en) | 2006-11-01 |
CN100390973C (en) | 2008-05-28 |
JP3833669B2 (en) | 2006-10-18 |
TW200605305A (en) | 2006-02-01 |
KR100727506B1 (en) | 2007-06-12 |
JP2005302901A (en) | 2005-10-27 |
KR20060045563A (en) | 2006-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7304394B2 (en) | Semiconductor device and method for manufacturing same | |
CN101071800B (en) | Tape carrier, semiconductor apparatus, and semiconductor module apparatus | |
US7977805B2 (en) | Flexible wiring substrate, semiconductor device and electronic device using flexible wiring substrate, and fabricating method of flexible wiring substrate | |
US6559524B2 (en) | COF-use tape carrier and COF-structured semiconductor device using the same | |
KR100788076B1 (en) | Semiconductor device and production method therefor | |
US5422516A (en) | Electronic parts loaded module including thermal stress absorbing projecting electrodes | |
US6720644B2 (en) | Semiconductor device using interposer substrate and manufacturing method therefor | |
US20060211296A1 (en) | Electrical connector in a flexible host | |
JPH10199934A (en) | Mounting structure of semiconductor element and mounting method thereof | |
US7439611B2 (en) | Circuit board with auxiliary wiring configuration to suppress breakage during bonding process | |
JP2001176918A (en) | Tape carrier-type semiconductor device, its manufacturing method and liquid crystal module using the same | |
JP3436170B2 (en) | Anisotropic conductive film, semiconductor device using the same, and method of manufacturing the same | |
US7911048B2 (en) | Wiring substrate | |
JP4276740B2 (en) | Multilayer wiring board | |
JP2004212587A (en) | Liquid crystal display panel and mounting method of flexible board used for liquid crystal display panel | |
JP2003218163A (en) | Semiconductor device and its manufacturing method | |
JPH10125725A (en) | Semiconductor device and manufacturing method thereof | |
US7119423B2 (en) | Semiconductor device and method of manufacturing the same, electronic module, and electronic instrument | |
JP4520052B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2006261177A (en) | Semiconductor device and its manufacturing process and packaging structure | |
JP2001024300A (en) | Connection structure of printed wiring board | |
JP2006261176A (en) | Semiconductor device and its packaging structure | |
CN100390618C (en) | Carrier and electric connecting structure | |
CN115707176A (en) | Wiring structure of flexible circuit board | |
JP2004241747A (en) | Semiconductor device and manufacturing method of the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHARP KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEKO, TOSHIHARU;REEL/FRAME:016459/0404 Effective date: 20050324 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SHENZHEN TOREY MICROELECTRONIC TECHNOLOGY CO. LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHARP KABUSHIKI KAISHA;REEL/FRAME:053754/0905 Effective date: 20200821 |