US20050221585A1 - Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon - Google Patents
Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon Download PDFInfo
- Publication number
- US20050221585A1 US20050221585A1 US11/136,785 US13678505A US2005221585A1 US 20050221585 A1 US20050221585 A1 US 20050221585A1 US 13678505 A US13678505 A US 13678505A US 2005221585 A1 US2005221585 A1 US 2005221585A1
- Authority
- US
- United States
- Prior art keywords
- groove
- semiconductor wafer
- die
- microns
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052710 silicon Inorganic materials 0.000 title claims description 15
- 239000010703 silicon Substances 0.000 title claims description 15
- 238000000034 method Methods 0.000 claims abstract description 45
- 239000004065 semiconductor Substances 0.000 claims description 25
- 238000005530 etching Methods 0.000 claims description 11
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 3
- 239000012212 insulator Substances 0.000 claims description 3
- 150000001875 compounds Chemical class 0.000 claims 2
- 239000007789 gas Substances 0.000 claims 2
- 230000008569 process Effects 0.000 abstract description 12
- 229920002120 photoresistant polymer Polymers 0.000 abstract description 10
- 229910052751 metal Inorganic materials 0.000 abstract description 7
- 239000002184 metal Substances 0.000 abstract description 7
- 230000007547 defect Effects 0.000 abstract description 4
- 235000012431 wafers Nutrition 0.000 description 35
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 15
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 8
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005336 cracking Methods 0.000 description 2
- 229910003460 diamond Inorganic materials 0.000 description 2
- 239000010432 diamond Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 206010017076 Fracture Diseases 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B28—WORKING CEMENT, CLAY, OR STONE
- B28D—WORKING STONE OR STONE-LIKE MATERIALS
- B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
- B28D5/02—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills
- B28D5/022—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by rotary tools, e.g. drills by cutting with discs or wheels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
Definitions
- the present invention relates generally to the fabrication of semiconductor devices.
- the invention relates, most particularly, to the dicing of silicon sensor chips as employed for digital image sensors.
- Image sensor dies for scanning document images such as Charge Coupled Devices (CCDs) typically have a row or linear array of photo-sites together with suitable supporting circuitry integrated onto silicon. Usually, a die of this type is used to scan line by line across the width of a document with the document being moved or stepped lengthwise in synchronism therewith.
- CCDs Charge Coupled Devices
- the image resolution is proportional to the ratio of the scan width and the number of array photo-sites. Because of the difficulty in economically designing and fabricating long dies, image resolution for the typical die commercially available today is relatively low when the die is used to scan a full line. While resolution may be improved electronically as by interpolating extra image signals, or by interlacing several smaller dies with one another in a non-collinear fashion so as to crossover from one die to the next as scanning along the line progresses, electronic manipulations of this type adds to both the complexity and the cost of the system. Further, single or multiple die combinations such as described above usually require more complex and expensive optical systems.
- This surface chipping typically extends to about 50 microns, thus, rendering it impossible for active elements to be located any closer than about 50 microns from the dicing channel.
- This as a result has driven the adoption of V-shaped grooves as a technique for providing much smoother dicing and thereby enabled tighter dicing accuracy and closer proximity of active chip elements to the chip/die edge.
- U.S. Pat. No. 4,814,296 discloses a process for forming individual dies having faces that allow the dies to be assembled against other like dies to form one and/or two dimensional scanning arrays wherein the active side of a wafer is etched to form small V-shaped grooves defining the die faces, relatively wide grooves are cut in the inactive side of the wafer opposite each V-shaped groove, and the wafer cut by sawing along the V-shaped grooves, the saw being located so that the side of the saw blade facing the die is aligned with the bottom of the V-shaped groove so that there is retained intact one side of the V-shaped groove to intercept and prevent cracks and chipping caused by sawing from damaging the die active surface and any circuits thereon.
- U.S. Pat. No. 4,814,296 is hereby incorporated by reference in its entirety for its teaching.
- Anisotropic etching is by nature an aggressive etch due to the chemicals employed and, thus, often attacks and damages the top layers of passivation oxide and metal on the wafer. This is further exacerbated by the stripping of the photoresist, which would otherwise act as a barrier layer and aid in preventing wafer damage.
- the present invention relates to a method for dicing die from a semiconductor wafer while allowing a very close cut of a die edge relative to active elements on the die without damaging the active elements.
- the method steps comprise etching a U-groove via a dry etch in the semiconductor wafer and sawing the semiconductor wafer along the U-groove where one edge of the saw is substantially in alignment with the bottom of the U-groove.
- the present invention relates to a method for dicing die from a semiconductor wafer while allowing a very close cut of a die edge relative to active elements on the die without damaging the active elements.
- the method steps comprising etching by way of a first dry etch an opening down to the surface of the semiconductor wafer, followed by etching by way of a second dry etch a U-groove in the opening down to the surface of the semiconductor wafer created by the first dry etch, and then sawing the semiconductor wafer along the U-groove where one edge of the saw is substantially in alignment with the bottom of the U-groove.
- the present invention also relates to a method of fabricating high resolution image sensor dies from a wafer so that the dies have precision faces to enable the dies to be assembled with other like dies to form a larger array without image loss or distortion at the points where the dies are assembled together.
- the method comprising the steps of etching small U-shaped grooves in one side of a wafer delineating the faces of the dies where the dies are to be separated from the wafer. This is followed by forming grooves in the opposite side of the wafer opposite each of the U-shaped grooves, the axis of the grooves being parallel to the axis of the U-shaped groove opposite thereto.
- FIG. 1 depicts a cross section of the wafer at the dicing channel and at that process step where a groove is to be cut prior to the wet etch.
- FIG. 2 depicts the result after formation of a V-groove.
- FIG. 3 depicts the result after formation of a U-groove.
- FIG. 4 depicts the schematical representation of both a V-groove and an U-groove for purposes of geometric comparison.
- the prior approach employed of using a V-groove for dicing image sensor dies as described above has associated with it increased costs, process cycle time, reduced yield and increased metal layer defects.
- the disclosure taught herein overcomes these disadvantages by replacing the V-groove with a U-groove, using in one embodiment a dry etch consisting of SF 6 , He and O 2 .
- the intent of etching a V-groove into the silicon is to relieve damage to the device caused by dicing the wafer.
- a U-groove has proven itself as an improvement because the angle of the U-groove is sufficient to deflect cracking and stress away from the device while only requiring a dry etch for its achievement.
- FIG. 1 depicts a cross section of a wafer 100 comprising dies to be diced.
- the cross section depicted is a SEM magnification of one dicing channel on wafer 100 .
- FIG. 1 is depicted the result after photoresist 101 has been applied, exposed, and developed, and with a subsequent first dry etch performed to etch through any metal layers 102 as well as any TEOS 103 (Tetraethylorthosilicate) layers to reach the silicon surface 104 of the silicon layer 105 .
- the photoresist 101 at initially 22000 angstroms, is attacked by the first dry etch at a rate of about 52 angstroms per second, leaving approximately 5000 angstroms behind.
- FIG. 2 there is depicted the result for a prior art V-groove process.
- the photoresist of FIG. 1 has been stripped away and the wafer transferred to a wet etch tool for a Tetra methyl Ammonium Hydroxide (TMAH) wet etch of 330 seconds.
- TMAH Tetra methyl Ammonium Hydroxide
- This TMAH etch has been favored for its anisotropic etching effect, however it also attacks the final-level metal through cracks in the TEOS passivation layers impacting chip yield.
- the V-groove 200 that results for an approximate 6 micron opening will have an approximate depth of 4 microns and a total width with undercut of about 7.5 microns as typified in the depiction provided in FIG. 2 .
- the U-groove 300 is depicted in FIG. 3 .
- the U-groove process begins the same as the V-groove process. However, it departs in its process steps subsequent to the stage depicted in FIG. 1 . Unlike with the V-groove process, whatever remains of the photoresist 101 is not stripped. The photoresist 101 is left in place thereby eliminating the stripping step and by virtue of retaining the photoresist 101 it also further provides protection for the underlying metal and TEOS layers in the following steps.
- the next step in the methodology is to employ a second dry etch consisting of SF6 and O2, and thereby create the U-groove 300 in silicon layer 105 as shown in FIG. 3 .
- the original intent of etching a V-Groove 200 into the silicon 105 is to relieve damage to the die caused by dicing the wafer.
- a U-Groove 300 is an acceptable alternative because the angle of the groove is sufficient to deflect cracking and stress away from any devices on the wafer 100 .
- Replacing the V-Groove 200 with a U-Groove 300 results in cost savings, increased process throughput, improved yield and reduced metal-3 defects, all by virtue of eliminating the wet TMAH etch.
- Table (1) shows parameter range median start points developed for one U-Groove 300 embodiment. It will be well understood by those skilled in the art that these parameters will vary from tool to tool, and that it is not useful to provide greater specifics. It will also be understood that these parameters may be varied even upon the same tool, yet still achieve the same results. Nevertheless, etching silicon is well understood in the art, and those so skilled will be able with the table to practice the invention without undue experimentation. The reported etch time in the table of about 75 seconds was needed for a 4 micron deep U-Groove 300 , which is also the approximate depth of the V-Groove 200 in one preferred embodiment.
- a schematic profile of a V-Groove and U-Groove is shown in FIG. 4 for comparison and to clarify the target dimensions.
- the desired U-Groove 300 dimensions were derived from the specifications and requirements set for V-Grooves and by the limitations in the U-Groove etch process.
- the minimum V-Groove 200 depth is 3.5 microns and 7.5 microns wide, with an oxide opening of 6.0 microns and flat bottom less than 1 microns.
- U-Groove 300 specifications will be targeted to 4.5 ⁇ 1 microns for both the oxide opening and depth, with a U-Groove 300 width between 6.2 microns and 9.7 microns.
- the desired variation in depth across the wafer is less than 15 percent.
- the U-Groove 300 oxide opening is best made significantly smaller than the corresponding V-Groove oxide opening to help reduce the overall U-Groove width.
- this is not a requirement to practice the invention.
- Substituting a new V-Groove mask is, therefore, used in one embodiment to achieve an oxide opening of 4.5 microns for the U-Groove process.
- a second groove is formed in the bottom or inactive surface of the wafer 100 opposite and parallel to each U-groove 300 .
- the wafers are then typically secured and cut using a suitable cutting device such as a high speed diamond dicing blade.
Abstract
The present disclosure relates that by modifying chip die dicing methodology to a U-groove profile from a V-groove profile by modifying the second etch step to be a dry etch instead of a wet etch results in a direct cost savings by eliminating a more expensive process step, as well as the need for stripping the developed photoresist layer. Furthermore, going to a U-groove profile accomplishes additional indirect and greater cost savings resulting from increased process throughput, improved yield, and reduced metal layer defects.
Description
- This is a divisional of U.S. appln. Ser. No. 09/996,681 filed Nov. 30, 2001 by the same inventors, and claims priority therefrom. This divisional application is being filed in response to a restriction requirement in that prior application and contains re-written and/or additional claims to the restricted subject matter.
- The present invention relates generally to the fabrication of semiconductor devices. In particular, to the dicing of integrated circuit chips with great accuracy, and within close proximity to fabricated elements on the chip. The invention relates, most particularly, to the dicing of silicon sensor chips as employed for digital image sensors.
- Image sensor dies for scanning document images, such as Charge Coupled Devices (CCDs), typically have a row or linear array of photo-sites together with suitable supporting circuitry integrated onto silicon. Usually, a die of this type is used to scan line by line across the width of a document with the document being moved or stepped lengthwise in synchronism therewith.
- In the above application, the image resolution is proportional to the ratio of the scan width and the number of array photo-sites. Because of the difficulty in economically designing and fabricating long dies, image resolution for the typical die commercially available today is relatively low when the die is used to scan a full line. While resolution may be improved electronically as by interpolating extra image signals, or by interlacing several smaller dies with one another in a non-collinear fashion so as to crossover from one die to the next as scanning along the line progresses, electronic manipulations of this type adds to both the complexity and the cost of the system. Further, single or multiple die combinations such as described above usually require more complex and expensive optical systems.
- However, a long or full width array, having a length equal to or larger than the document line and with a large packing of co-linear photo-sites to assure high resolution, has been and remains a very desirable arrangement. In the pursuit of a long or full width array, forming the array by assembling several small dies together end to end has become an exemplary arrangement. However, this necessitates providing dies whose photo-sites extend to the border or edge of the die, so as to assure continuity when the die is assembled end to end with other dies, and at the same time provide edges that are sufficiently smooth and straight to be assembled together without loss of image data.
- Although the standard technique of scribing and cleaving silicon wafers used by the semiconductor industry for many years produces dies having reasonably controlled dimensions, the microscopic damage occurring to the die surface during the scribing operation has effectively precluded the disposition of the photo-sites at the die edge. This is because the top surface of silicon wafers is virtually always parallel to the <100> plane of the crystalline lattice so that, when a wafer of this type is cut or diced with a high speed diamond blade, chips and slivers are broken away from the top surface of the wafer in the direct vicinity of the channel created by the blade. This surface chipping typically extends to about 50 microns, thus, rendering it impossible for active elements to be located any closer than about 50 microns from the dicing channel. This as a result, has driven the adoption of V-shaped grooves as a technique for providing much smoother dicing and thereby enabled tighter dicing accuracy and closer proximity of active chip elements to the chip/die edge.
- U.S. Pat. No. 4,814,296 discloses a process for forming individual dies having faces that allow the dies to be assembled against other like dies to form one and/or two dimensional scanning arrays wherein the active side of a wafer is etched to form small V-shaped grooves defining the die faces, relatively wide grooves are cut in the inactive side of the wafer opposite each V-shaped groove, and the wafer cut by sawing along the V-shaped grooves, the saw being located so that the side of the saw blade facing the die is aligned with the bottom of the V-shaped groove so that there is retained intact one side of the V-shaped groove to intercept and prevent cracks and chipping caused by sawing from damaging the die active surface and any circuits thereon. U.S. Pat. No. 4,814,296 is hereby incorporated by reference in its entirety for its teaching.
- However, utilization of a V-shaped groove technique while effective has proven to be expensive. This expense may be broadly characterized as due primarily to two things. Both of these arise from the requirement for an anisotropic etch so as to maintain a V-groove wall which is parallel to the <111> crystalline plane found in the wafer. First, there are the extra foundry costs. An anisotropic etch is a wet etch and as such is a non-standard process for most silicon foundries. This also means that the wafers must be stripped of their photoresist and require extra handling with placement in an off-line wet etch tool as well. Secondly, there is the cost impact resulting from chip yield effects. Anisotropic etching is by nature an aggressive etch due to the chemicals employed and, thus, often attacks and damages the top layers of passivation oxide and metal on the wafer. This is further exacerbated by the stripping of the photoresist, which would otherwise act as a barrier layer and aid in preventing wafer damage.
- Therefore, as discussed above, there exists a need for an arrangement and methodology which will solve the problem of preventing cracks and chipping caused by damage from sawing while minimizing the costs of doing so. Thus, it would be desirable to solve this and other deficiencies and disadvantages as discussed above with an improved semiconductor dicing methodology.
- The present invention relates to a method for dicing die from a semiconductor wafer while allowing a very close cut of a die edge relative to active elements on the die without damaging the active elements. The method steps comprise etching a U-groove via a dry etch in the semiconductor wafer and sawing the semiconductor wafer along the U-groove where one edge of the saw is substantially in alignment with the bottom of the U-groove.
- In particular, the present invention relates to a method for dicing die from a semiconductor wafer while allowing a very close cut of a die edge relative to active elements on the die without damaging the active elements. The method steps comprising etching by way of a first dry etch an opening down to the surface of the semiconductor wafer, followed by etching by way of a second dry etch a U-groove in the opening down to the surface of the semiconductor wafer created by the first dry etch, and then sawing the semiconductor wafer along the U-groove where one edge of the saw is substantially in alignment with the bottom of the U-groove.
- The present invention also relates to a method of fabricating high resolution image sensor dies from a wafer so that the dies have precision faces to enable the dies to be assembled with other like dies to form a larger array without image loss or distortion at the points where the dies are assembled together. The method comprising the steps of etching small U-shaped grooves in one side of a wafer delineating the faces of the dies where the dies are to be separated from the wafer. This is followed by forming grooves in the opposite side of the wafer opposite each of the U-shaped grooves, the axis of the grooves being parallel to the axis of the U-shaped groove opposite thereto. In turn this is followed by, sawing the wafer along the U-shaped grooves with one side of the cut made by sawing being substantially coextensive with the bottom of the U-shaped grooves whereby one side of the U-shaped grooves is at least partially obliterated by the sawing, the sides of the U-shaped grooves that remain serving to prevent development of fractures in the die beyond the remaining side as the wafer is being sawed.
-
FIG. 1 depicts a cross section of the wafer at the dicing channel and at that process step where a groove is to be cut prior to the wet etch. -
FIG. 2 depicts the result after formation of a V-groove. -
FIG. 3 depicts the result after formation of a U-groove. -
FIG. 4 depicts the schematical representation of both a V-groove and an U-groove for purposes of geometric comparison. - The prior approach employed of using a V-groove for dicing image sensor dies as described above has associated with it increased costs, process cycle time, reduced yield and increased metal layer defects. The disclosure taught herein overcomes these disadvantages by replacing the V-groove with a U-groove, using in one embodiment a dry etch consisting of SF6, He and O2. The intent of etching a V-groove into the silicon is to relieve damage to the device caused by dicing the wafer. A U-groove has proven itself as an improvement because the angle of the U-groove is sufficient to deflect cracking and stress away from the device while only requiring a dry etch for its achievement.
-
FIG. 1 depicts a cross section of awafer 100 comprising dies to be diced. The cross section depicted is a SEM magnification of one dicing channel onwafer 100. Here inFIG. 1 is depicted the result after photoresist 101 has been applied, exposed, and developed, and with a subsequent first dry etch performed to etch through anymetal layers 102 as well as any TEOS 103 (Tetraethylorthosilicate) layers to reach thesilicon surface 104 of thesilicon layer 105. This opens oxide opening 104 to about 6 microns in width in one preferred embodiment. Thephotoresist 101, at initially 22000 angstroms, is attacked by the first dry etch at a rate of about 52 angstroms per second, leaving approximately 5000 angstroms behind. - In
FIG. 2 there is depicted the result for a prior art V-groove process. The photoresist ofFIG. 1 has been stripped away and the wafer transferred to a wet etch tool for a Tetra methyl Ammonium Hydroxide (TMAH) wet etch of 330 seconds. This TMAH etch has been favored for its anisotropic etching effect, however it also attacks the final-level metal through cracks in the TEOS passivation layers impacting chip yield. In one typical embodiment, the V-groove 200 that results for an approximate 6 micron opening will have an approximate depth of 4 microns and a total width with undercut of about 7.5 microns as typified in the depiction provided inFIG. 2 . - The U-groove 300 is depicted in
FIG. 3 . The U-groove process begins the same as the V-groove process. However, it departs in its process steps subsequent to the stage depicted inFIG. 1 . Unlike with the V-groove process, whatever remains of thephotoresist 101 is not stripped. Thephotoresist 101 is left in place thereby eliminating the stripping step and by virtue of retaining thephotoresist 101 it also further provides protection for the underlying metal and TEOS layers in the following steps. - The next step in the methodology is to employ a second dry etch consisting of SF6 and O2, and thereby create the U-groove 300 in
silicon layer 105 as shown inFIG. 3 . The original intent of etching a V-Groove 200 into thesilicon 105 is to relieve damage to the die caused by dicing the wafer. A U-Groove 300 is an acceptable alternative because the angle of the groove is sufficient to deflect cracking and stress away from any devices on thewafer 100. Replacing the V-Groove 200 with a U-Groove 300 results in cost savings, increased process throughput, improved yield and reduced metal-3 defects, all by virtue of eliminating the wet TMAH etch. - Table (1) shows parameter range median start points developed for one U-Groove 300 embodiment. It will be well understood by those skilled in the art that these parameters will vary from tool to tool, and that it is not useful to provide greater specifics. It will also be understood that these parameters may be varied even upon the same tool, yet still achieve the same results. Nevertheless, etching silicon is well understood in the art, and those so skilled will be able with the table to practice the invention without undue experimentation. The reported etch time in the table of about 75 seconds was needed for a 4 micron deep U-Groove 300, which is also the approximate depth of the V-
Groove 200 in one preferred embodiment.TABLE 1 U-Groove Etch Parameters for a Dry Etch Tool Parameter Median Start Points Pressure Approximately 300 mTorr RF Approximately 200 Watts O2 Flow Approximately 15 sccm He Flow Approximately 65 sccm SF6 Flow Approximately 175 sccm Etch Time Approximately 75 seconds - A schematic profile of a V-Groove and U-Groove is shown in
FIG. 4 for comparison and to clarify the target dimensions. The desiredU-Groove 300 dimensions were derived from the specifications and requirements set for V-Grooves and by the limitations in the U-Groove etch process. The minimum V-Groove 200 depth is 3.5 microns and 7.5 microns wide, with an oxide opening of 6.0 microns and flat bottom less than 1 microns. U-Groove 300 specifications will be targeted to 4.5±1 microns for both the oxide opening and depth, with a U-Groove 300 width between 6.2 microns and 9.7 microns. The desired variation in depth across the wafer is less than 15 percent. In achieving this, the U-Groove 300 oxide opening is best made significantly smaller than the corresponding V-Groove oxide opening to help reduce the overall U-Groove width. However, this is not a requirement to practice the invention. Substituting a new V-Groove mask is, therefore, used in one embodiment to achieve an oxide opening of 4.5 microns for the U-Groove process. - The subsequent steps for dicing the wafer into die are as is well known by those skilled in the art, and also as described in U.S. Pat. No. 4,814,296 previously incorporated above. A second groove is formed in the bottom or inactive surface of the
wafer 100 opposite and parallel to each U-groove 300. The wafers are then typically secured and cut using a suitable cutting device such as a high speed diamond dicing blade. - In closing, by going to a U-groove profile and modifying the second etch to be a dry etch instead of a wet etch results in a direct cost savings by eliminating a more expensive process step, as well as the need for stripping the developed photoresist layer. Furthermore, going to a U-groove profile accomplishes additional indirect and perhaps greater cost savings from the increased process throughput, improved yield, and reduced metal layer defects.
- While the embodiments disclosed herein are preferred, it will be appreciated from this teaching that various alternative, modifications, variations or improvements therein may be made by those skilled in the art. For example, it will be understood by those skilled in the art that the teachings provided herein may be applicable to other semiconductor types, including: gallium arsenide, and particularly to silicon on insulator, and amorphous silicon. There are also many other tool sets known to those skilled in the art with which to effectively provide a suitable dry etch as well as other combinations of etch rate, pressure, RF energy, gas rate, and etch time beyond those disclosed. All such variants of processing technique are intended to be encompassed by the following claims:
Claims (17)
1. A method for dicing die from a semiconductor wafer while allowing a very close cut of a die edge relative to active elements on the die without damaging the active elements comprising:
etching a U-groove via a dry etch in the semiconductor wafer; and
sawing the semiconductor wafer along the U-groove where one edge of the saw is substantially in alignment with the bottom of the U-groove.
2. The method of claim 1 wherein the dry etch uses a combination of gases comprising SF6 and O2.
3. The method of claim 2 wherein the semiconductor wafer is comprised of amorphous silicon.
4. The method of claim 2 wherein the semiconductor wafer is comprised of gallium arsenide
5. The method of claim 2 wherein the semiconductor wafer is comprised of a III-V compound.
6. The method of claim 2 wherein the semiconductor wafer is comprised of silicon on insulator.
7. The method of claim 2 wherein the U-groove is approximately 4 microns in depth.
8. The method of claim 2 wherein the U-groove is approximately 3.5 to 5.5 microns in depth.
9. The method of claim 7 wherein the U-groove is approximately 6 to 10 microns in width.
10. A method for dicing die from a semiconductor wafer while allowing a very close cut of a die edge relative to active elements on the die without damaging the active elements comprising:
etching a U-groove approximately 3.5 to 5.5 microns in depth via a dry etch in the semiconductor wafer; and
sawing the semiconductor wafer along the U-groove where one edge of the saw is substantially in alignment with the bottom of the U-groove.
11. The method of claim 10 wherein the dry etch uses a combination of gases comprising SF6 and O2.
12. The method of claim 10 wherein the semiconductor wafer is comprised of amorphous silicon.
13. The method of claim 10 wherein the semiconductor wafer is comprised of gallium arsenide
14. The method of claim 10 wherein the semiconductor wafer is comprised of a III-V compound.
15. The method of claim 10 wherein the semiconductor wafer is comprised of silicon on insulator.
16. The method of claim 10 wherein the U-groove is approximately 4 microns in depth.
17. The method of claim 10 wherein the U-groove is approximately 6 to 10 microns in width.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/136,785 US20050221585A1 (en) | 2001-11-30 | 2005-05-25 | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/996,681 US6955989B2 (en) | 2001-11-30 | 2001-11-30 | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon |
US11/136,785 US20050221585A1 (en) | 2001-11-30 | 2005-05-25 | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/996,681 Division US6955989B2 (en) | 2001-11-30 | 2001-11-30 | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050221585A1 true US20050221585A1 (en) | 2005-10-06 |
Family
ID=25543186
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/996,681 Expired - Fee Related US6955989B2 (en) | 2001-11-30 | 2001-11-30 | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon |
US11/136,785 Abandoned US20050221585A1 (en) | 2001-11-30 | 2005-05-25 | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/996,681 Expired - Fee Related US6955989B2 (en) | 2001-11-30 | 2001-11-30 | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon |
Country Status (6)
Country | Link |
---|---|
US (2) | US6955989B2 (en) |
EP (1) | EP1320126A3 (en) |
JP (1) | JP2003188117A (en) |
BR (1) | BR0204887A (en) |
CA (1) | CA2412370C (en) |
MX (1) | MXPA02011802A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040235270A1 (en) * | 2002-04-23 | 2004-11-25 | Sanyo Electric Co., Ltd. | Method of manufacturing semiconductor device |
US20070026639A1 (en) * | 2002-10-30 | 2007-02-01 | Sanyo Electric Co., Ltd. | Manufacturing method of semiconductor device |
US20070166957A1 (en) * | 2005-12-28 | 2007-07-19 | Sanyo Electric Co., Ltd | Method of manufacturing semiconductor device |
US20080093708A1 (en) * | 2003-08-06 | 2008-04-24 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20080265424A1 (en) * | 2002-06-18 | 2008-10-30 | Sanyo Electric Co., Ltd. | Semiconductor device |
US9524884B2 (en) | 2014-04-18 | 2016-12-20 | Samsung Electronics Co., Ltd. | Method of fabricating a semiconductor package |
CN113224005A (en) * | 2021-04-08 | 2021-08-06 | 深圳市德明利光电有限公司 | Chip cutting path process method |
US11101197B2 (en) | 2019-03-26 | 2021-08-24 | Semiconductor Components Industries, Llc | Leadframe systems and related methods |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1582486A (en) * | 2001-12-25 | 2005-02-16 | 株式会社日立制作所 | Semiconductor device and method for fabricating same |
JP2003273082A (en) * | 2002-03-14 | 2003-09-26 | Tokyo Electron Ltd | Plasma processing apparatus and plasma processing method |
JP2004168584A (en) * | 2002-11-19 | 2004-06-17 | Thk Co Ltd | Method for cutting glass substrate material |
US7927916B2 (en) * | 2007-04-04 | 2011-04-19 | Micron Technology, Inc. | Optic wafer with reliefs, wafer assembly including same and methods of dicing wafer assembly |
US20090137097A1 (en) * | 2007-11-26 | 2009-05-28 | United Microelectronics Corp. | Method for dicing wafer |
KR102149332B1 (en) | 2013-08-26 | 2020-08-31 | 삼성전자주식회사 | Capacitive micromachined ultrasonic transducer and method of singulating the same |
US10256149B2 (en) * | 2017-02-28 | 2019-04-09 | Infineon Technologies Austria Ag | Semiconductor wafer dicing crack prevention using chip peripheral trenches |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4726897A (en) * | 1986-05-02 | 1988-02-23 | J. M. Voith, Gmbh | Flotation container or cell |
US4726879A (en) * | 1986-09-08 | 1988-02-23 | International Business Machines Corporation | RIE process for etching silicon isolation trenches and polycides with vertical surfaces |
US4814296A (en) * | 1987-08-28 | 1989-03-21 | Xerox Corporation | Method of fabricating image sensor dies for use in assembling arrays |
US5691248A (en) * | 1995-07-26 | 1997-11-25 | International Business Machines Corporation | Methods for precise definition of integrated circuit chip edges |
US5998238A (en) * | 1994-10-26 | 1999-12-07 | Mitsubishi Denki Kabushiki Kaisha | Method of fabricating semiconductor device |
US6117347A (en) * | 1996-07-10 | 2000-09-12 | Nec Corporation | Method of separating wafers into individual die |
US6184570B1 (en) * | 1999-10-28 | 2001-02-06 | Ericsson Inc. | Integrated circuit dies including thermal stress reducing grooves and microelectronic packages utilizing the same |
US6363201B2 (en) * | 2000-03-16 | 2002-03-26 | Haleos, Inc. | Fiber array with wick-stop trench for improved fiber positioning |
US6465344B1 (en) * | 2001-03-09 | 2002-10-15 | Indigo Systems Corporation | Crystal thinning method for improved yield and reliability |
US6515309B1 (en) * | 1998-12-25 | 2003-02-04 | Oki Electric Industry Co., Ltd. | LED array chip |
US6788853B2 (en) * | 2000-06-28 | 2004-09-07 | Shipley Company, L.L.C. | Method for cleaving integrated optic waveguides to provide a smooth waveguide endface |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2718901B2 (en) | 1994-10-31 | 1998-02-25 | ローム株式会社 | Method for manufacturing semiconductor device |
-
2001
- 2001-11-30 US US09/996,681 patent/US6955989B2/en not_active Expired - Fee Related
-
2002
- 2002-11-22 CA CA002412370A patent/CA2412370C/en not_active Expired - Fee Related
- 2002-11-26 BR BR0204887-6A patent/BR0204887A/en not_active Application Discontinuation
- 2002-11-27 JP JP2002343713A patent/JP2003188117A/en active Pending
- 2002-11-28 MX MXPA02011802A patent/MXPA02011802A/en active IP Right Grant
- 2002-11-29 EP EP02026679A patent/EP1320126A3/en not_active Ceased
-
2005
- 2005-05-25 US US11/136,785 patent/US20050221585A1/en not_active Abandoned
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4726897A (en) * | 1986-05-02 | 1988-02-23 | J. M. Voith, Gmbh | Flotation container or cell |
US4726879A (en) * | 1986-09-08 | 1988-02-23 | International Business Machines Corporation | RIE process for etching silicon isolation trenches and polycides with vertical surfaces |
US4814296A (en) * | 1987-08-28 | 1989-03-21 | Xerox Corporation | Method of fabricating image sensor dies for use in assembling arrays |
US5998238A (en) * | 1994-10-26 | 1999-12-07 | Mitsubishi Denki Kabushiki Kaisha | Method of fabricating semiconductor device |
US5691248A (en) * | 1995-07-26 | 1997-11-25 | International Business Machines Corporation | Methods for precise definition of integrated circuit chip edges |
US6117347A (en) * | 1996-07-10 | 2000-09-12 | Nec Corporation | Method of separating wafers into individual die |
US6515309B1 (en) * | 1998-12-25 | 2003-02-04 | Oki Electric Industry Co., Ltd. | LED array chip |
US6184570B1 (en) * | 1999-10-28 | 2001-02-06 | Ericsson Inc. | Integrated circuit dies including thermal stress reducing grooves and microelectronic packages utilizing the same |
US6363201B2 (en) * | 2000-03-16 | 2002-03-26 | Haleos, Inc. | Fiber array with wick-stop trench for improved fiber positioning |
US6788853B2 (en) * | 2000-06-28 | 2004-09-07 | Shipley Company, L.L.C. | Method for cleaving integrated optic waveguides to provide a smooth waveguide endface |
US6465344B1 (en) * | 2001-03-09 | 2002-10-15 | Indigo Systems Corporation | Crystal thinning method for improved yield and reliability |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040235270A1 (en) * | 2002-04-23 | 2004-11-25 | Sanyo Electric Co., Ltd. | Method of manufacturing semiconductor device |
US8105856B2 (en) | 2002-04-23 | 2012-01-31 | Semiconductor Components Industries, Llc | Method of manufacturing semiconductor device with wiring on side surface thereof |
US7719102B2 (en) | 2002-06-18 | 2010-05-18 | Sanyo Electric Co., Ltd. | Semiconductor device |
US20080265424A1 (en) * | 2002-06-18 | 2008-10-30 | Sanyo Electric Co., Ltd. | Semiconductor device |
US7662670B2 (en) | 2002-10-30 | 2010-02-16 | Sanyo Electric Co., Ltd. | Manufacturing method of semiconductor device |
US20070026639A1 (en) * | 2002-10-30 | 2007-02-01 | Sanyo Electric Co., Ltd. | Manufacturing method of semiconductor device |
US20080093708A1 (en) * | 2003-08-06 | 2008-04-24 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7919875B2 (en) * | 2003-08-06 | 2011-04-05 | Sanyo Electric Co., Ltd. | Semiconductor device with recess portion over pad electrode |
US20070166957A1 (en) * | 2005-12-28 | 2007-07-19 | Sanyo Electric Co., Ltd | Method of manufacturing semiconductor device |
US7795115B2 (en) | 2005-12-28 | 2010-09-14 | Sanyo Electric Co., Ltd. | Method of manufacturing semiconductor device |
US9524884B2 (en) | 2014-04-18 | 2016-12-20 | Samsung Electronics Co., Ltd. | Method of fabricating a semiconductor package |
US11101197B2 (en) | 2019-03-26 | 2021-08-24 | Semiconductor Components Industries, Llc | Leadframe systems and related methods |
CN113224005A (en) * | 2021-04-08 | 2021-08-06 | 深圳市德明利光电有限公司 | Chip cutting path process method |
Also Published As
Publication number | Publication date |
---|---|
JP2003188117A (en) | 2003-07-04 |
EP1320126A2 (en) | 2003-06-18 |
CA2412370A1 (en) | 2003-05-30 |
CA2412370C (en) | 2009-10-06 |
US6955989B2 (en) | 2005-10-18 |
EP1320126A3 (en) | 2009-03-11 |
MXPA02011802A (en) | 2004-09-03 |
BR0204887A (en) | 2004-06-15 |
US20030194864A1 (en) | 2003-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050221585A1 (en) | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon | |
US4814296A (en) | Method of fabricating image sensor dies for use in assembling arrays | |
US8394707B2 (en) | Method of splitting of brittle materials with trenching technology | |
US5418190A (en) | Method of fabrication for electro-optical devices | |
US5128282A (en) | Process for separating image sensor dies and the like from a wafer that minimizes silicon waste | |
US5219796A (en) | Method of fabricating image sensor dies and the like for use in assembling arrays | |
US5882988A (en) | Semiconductor chip-making without scribing | |
US5196378A (en) | Method of fabricating an integrated circuit having active regions near a die edge | |
CN103021962B (en) | Semiconductor chip and processing method thereof | |
JPH04276645A (en) | Dicing method of compound semiconductor wafer | |
JP2005167190A (en) | Method of dicing semiconductor wafer | |
CN101015070A (en) | Method for fabrication of semiconductor light-emitting device and the device fabricated by the method | |
US7910482B2 (en) | Method of forming a finFET and structure | |
JPH07131069A (en) | Method for manufacturing gallium nitride compound semiconductor chip | |
US6897126B2 (en) | Semiconductor device manufacturing method using mask slanting from orientation flat | |
CN1327504C (en) | Manufacture of semiconductor elements | |
US7214568B2 (en) | Semiconductor device configured for reducing post-fabrication damage | |
US5702986A (en) | Low-stress method of fabricating field-effect transistors having silicon nitride spacers on gate electrode edges | |
JP2718901B2 (en) | Method for manufacturing semiconductor device | |
JPH07142763A (en) | Manufacture of gallium nitride based compound semiconductor chip | |
US6895133B1 (en) | Crack propagation stops for dicing of planar lightwave circuit devices | |
JPH1064855A (en) | Method for manufacturing semiconductor device | |
US6621149B2 (en) | Semiconductor chip production method and semiconductor wafer | |
JPS6226839A (en) | Semiconductor substrate | |
CN110534499B (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |