US20050219093A1 - Method and apparatus for combining outputs of multiple dacs for increased bit resolution - Google Patents
Method and apparatus for combining outputs of multiple dacs for increased bit resolution Download PDFInfo
- Publication number
- US20050219093A1 US20050219093A1 US10/816,436 US81643604A US2005219093A1 US 20050219093 A1 US20050219093 A1 US 20050219093A1 US 81643604 A US81643604 A US 81643604A US 2005219093 A1 US2005219093 A1 US 2005219093A1
- Authority
- US
- United States
- Prior art keywords
- current
- idac
- output node
- idacs
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/68—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/742—Simultaneous conversion using current sources as quantisation value generators
Definitions
- the present invention relates in general to data converters for converting digital information to analog information and, more particularly, to a digital-to-analog converter (DAC) utilized in a mixed signal processor wherein the output of multiple current DACs are combined to increase the bit resolution of the mixed signal processor.
- DAC digital-to-analog converter
- Digital-to-analog converters are operable to convert a digital value to an analog value.
- the DAC has a bit-resolution which defines the smallest step size that it can increment. For example, a 12-bit current DAC allows for 4096 discrete steps. This would result in a current DAC operating on a 2 mA full scale current to have a current of 1 mA for the most significant bit (MSB) and a current of 488 nA as the highest resolution associated with the least significant bit (LSB). If the full scale current is decreased by a factor of two, that will decrease the size of the LSB step correspondingly, but it will not decrease or increase the number of current steps that can be provided by the current DAC. The only way to increase the number of steps is to increase the bit-resolution of the DAC, which requires a more complex current DAC architecture. Along with this more complex architecture comes more linearity problems, etc.
- the present invention disclosed herein comprises in one aspect thereof, a method for providing an increased bit resolution to a data converter operable to convert digital information to analog values.
- a first current Digital-to-Analog (IDAC) converter is controlled to provide current to a first output node, the first IDAC having a first current step size associated with the Least Significant Bit (LSB) thereof.
- a second IDAC is controlled to provide current to the first output node, the second IDAC having a second current step size associated with the LSB thereof that is smaller than the first current step size.
- the combination of the first and second IDACs increases the bit resolution of the first IDAC when driving the first output node without the second IDAC.
- FIG. 1 illustrates a logic block diagram of a mixed signal multiprocessor unit
- FIG. 2 illustrates a logic block diagram of two DACs and associated switches to allow the combining of the outputs thereof
- FIG. 3 illustrates a simplified schematic diagram of the Wired ORed operation
- FIG. 4 illustrates a diagrammatic view of the improved bit-resolution provided by the second DAC
- FIG. 5 illustrates a diagrammatic view of the bit-resolution pattern
- FIG. 6 illustrates a block diagram of one of the DACs at a high level
- FIG. 7 illustrates a more detailed block diagram of the DAC
- FIG. 8 illustrates a schematic diagram of the n-channel transistor portion of the DAC
- FIG. 9 illustrates a schematic diagram of the p-channel portion of the DAC
- FIG. 10 illustrates a schematic diagram of one of the switches
- FIG. 11 illustrates a diagrammatic view of an alternate embodiment of the combined dual DACs illustrating the lineary compensation
- FIGS. 12 and 13 illustrate plots of linearity for the combined dual DACs of FIG. 2 ;
- FIG. 14 illustrates an alternate embodiment wherein an n-channel pull-down DAC is provided.
- FIG. 1 there is illustrated a block diagram of a mixed signal integrated circuit including a SAR analog-to-digital converter (ADC).
- ADC analog-to-digital converter
- This mixed signal circuit includes at the heart thereof a CPU 102 , which is an 8051 CPU, a conventional processor core.
- This CPU 102 interfaces with memory, there being a flash memory 104 interfaced with the CPU 102 through a bus 106 , and a random access memory (RAM) 108 interfaced to the CPU 102 through a bus 110 .
- RAM random access memory
- the CPU 102 operates on multiple clocks.
- an external oscillator circuit 112 which is operable to be controlled by an external crystal 114 , it being noted that the external oscillator circuit 112 is actually disposed on-chip.
- This oscillator is a high frequency oscillator and operates at a frequency of around 25 MHz.
- This is input to the CPU 102 through a selection multiplexer (MUX) 116 .
- MUX selection multiplexer
- the CPU 102 can operate off of a low frequency internal oscillator 120 , this being a 32 KHz crystal oscillator.
- the primary processing function of the CPU 102 is carried out with the high frequency oscillator 112 and, when the CPU 102 is placed in a “sleep” mode, the lower frequency oscillator is utilized.
- the processing operations are typically minimal at the lower frequency.
- the CPU 102 also includes a JTAG logic block 118 that is operable to interface external data with the CPU 102 for writing in the flash memory 104 , this
- the CPU 102 interfaces with a digital on-chip bus 122 , which interfaces with a plurality of digital input/output pins 124 through a digital I/O block 126 .
- This digital I/O block 126 is operable to allow various digital interfaces. This can be parallel digital data or it can be serial data. Serial data will typically be interfaced with some type of serial data format. This can be an RS232 data format, an I 2 C format, or any other type of serial data format. This allows digital data to be received or transmitted.
- the digital bus 122 is interfaced with the digital input of an analog-to-digital converter (ADC) 128 to receive digital data therefrom.
- ADC analog-to-digital converter
- the input to the ADC 128 is provided on an input analog line 130 , which comprises the output of the programmable amplifier 132 .
- the analog input to the amplifier 132 is received from the analog multiplexer 134 , which receives a plurality of analog inputs on analog input lines 136 . These analog inputs can be received from any source, such as transducers, etc.
- One embodiment of this analog multiplexer is illustrated in U.S. Pat. No. 6,507,215, issued Jan. 14, 2003, and assigned to the present Assignee, which reference is incorporated herein in its entirety by reference.
- One illustrated input to the multiplexer 134 is from a temperature sensor 138 , which is an internally generated temperature value typically generated from a band-gap reference voltage generator contained on-chip. The output of this temperature sensor is connected to one of the analog input lines 136 and is selected for measuring ambient temperature of the chip, which may be the ambient temperature of the surroundings.
- digital information on the bus 122 can be provided as the input to one of either a digital-to-analog converter (DAC) 140 or a DAC 141 , for conversion thereof to an analog output signal on respective analog output lines 142 and 143 .
- the comparator function is provided by a comparator 144 which receives an analog input for comparison to an internally generated reference voltage or to an external reference voltage (not shown) to provide a selectable output that can be driven to the digital bus 122 or to an interrupt input on the CPU 102 .
- DAC digital-to-analog converter
- FIG. 2 there is illustrated a logic diagram for two DACs, a DAC 202 and a DAC 204 , DAC 202 labeled IDAC0 and DAC 204 labeled IDAC 1, both of these DACs 202 and 204 being current DACs, such that the output thereof is a current.
- Each of the DACs 202 and 204 are configured with a separate configuration register 206 for DAC 202 and configuration register 208 for DAC 204 .
- the configuration registers 206 and 208 set the gain and full scale current for each of the DACs 202 and 204 .
- DAC 202 receives a digital input value on a digital input bus 210 and DAC 204 receives a digital input value on a bus 212 .
- Both of the DACs 202 are clocked with a clock signal CLK. It is noted that both of the DACs 202 and 204 are operated on the same clock and that they are both operated within and under the control of the operation of the CPU 202 . Therefore, both of the DACs 202 and 204 can receive updates at the same time.
- the driver output of each of the DACs is a current drive from a p-channel driver, as will be described herein below, such that current can only be driven to the output node.
- DAC 202 is operable to drive a node 220 .
- Node 220 is connected to one side of a switch 222 , the other side thereof connected to an output node 224 that is connected to a pad 226 .
- This pad 226 is associated with the DAC 202 in normal operation with single DAC operation.
- Node 220 is additionally connected to one side of a switch 228 , the other side thereof connected to node 224 .
- Switch 222 is controlled by a first enable signal, en1A
- switch 228 is controlled by an enable signal, en0A.
- the output of the DAC 204 has the output thereof connected to a node 230 , node 230 connected to one side of a switch 232 and to one side of a switch 234 .
- Switch 232 has the other side thereof connected to an output node 236 , node 236 connected to an output pad 238 , output pad 238 associated with the DAC 204 in single DAC operation.
- the other side of the switch 234 is connected to the node 224 , such that the output node 230 can be routed to the pad 226 in dual-DAC operation, this being the combination of DAC outputs.
- the switch 232 is enabled by the enable signal, en0B
- switch 234 is enabled by the enable signal, en1B.
- DAC 202 is represented by a current source 302 that drives the node 224 with the current from V DD .
- DAC 204 is represented by a current source 304 that drives current to the node 224 from the power supply.
- the pad 226 is represented by a load 306 that has the current I DAC , the resultant current.
- both of the DACs 202 and 204 are current sourcing DACs and cannot sink current.
- a current sinking DAC could be combined with one or both of the DACs 202 and 204 such that current is “pulled” from the node 224 , or a DC load could be provided. This will be described in more detail herein below.
- the first current DAC current DAC 202
- the DAC 202 and the DAC 204 are basically identical DACs in the disclosed embodiment. However, they could be of a different bit resolution.
- both DACs 202 and 204 are n-bit DACs, such that they have 2 n levels that can be incremented from the minimum bit value to the highest bit value.
- a 12-bit current DAC for example, would have 4096 levels that could be stepped through.
- the full scale current is set such that the minimum current step would be current step 402 . If current DAC 204 were set to one-half the full scale current, then the minimum current step size would be one-half that of the current DAC 202 , this being represented by a current step 404 . Therefore, it can be seen that a single current step 402 in the first current DAC, current DAC 202 , would result in the output current changing from a current level 406 to a current level 408 . If, thereafter, the current DAC 204 were incremented, this would provide an incremental current that would result in the output current incrementing to a current level 410 , which would be one-half the current step size 402 .
- FIG. 6 there is illustrated a diagrammatic view of an overall 12-bit IDAC.
- Data is input on a 12-bit bus 602 having bits ⁇ 11:0>, which is input to a digitizer 604 that is operable to clock data in, thermometer encode this input, and output 259 clocked control outputs into an analog IDAC 606 .
- This digitizer 604 is a conventional IDAC circuit.
- the analog IDAC 606 is operable to receive, in addition to the clocked control signals, a gain input, a trim input and a mode input.
- the IDAC 606 is operable to output, for a 12-bit resolution IDAC, 4096 levels of current on a current output line 607 . This is input to a first switch 608 and a second switch 610 for providing a first output current on output 612 and a second output current on the second output 614 , respectively. There are provided two enable outputs on line 616 for enabling two switches 608 and 610 . Again, this is conventional IDAC operation with the exception of the switches 608 and 610 .
- the IDAC 606 is comprised of a p-array 702 of p-channel transistors for driving current to the output line 607 from the power supply and an n-array 704 for providing bias current to the p-array 702 .
- the p-array 702 is operable to receive the mode input and the clocked control signals for selecting levels, with the n-array 704 operable to determine a gain and also provide the trim function associated therewith.
- a reference current, I REF is provided on two current input lines 706 and 708 .
- Line 706 is connected to one side of the source/drain path of a p-channel transistor 712 , the other side thereof connected to a node 714 .
- the node 714 is connected to one side of the source/drain path of an n-channel transistor 716 , the other side thereof connected to ground.
- the gates of transistors 712 and 714 are connected to a control node 718 which is operable to provide a power-up signal of pwrb, which when low, will turn on transistor 712 and turn off transistor 716 . This will allow the reference current on node 706 , approximately 4 ⁇ A, to flow to node 714 , which node 714 is connected to one input of the n-array 704 .
- the line 708 operates similarly and is connected to one side of a source/drain path of a p-channel transistor 720 , the other side thereof connected to a node 722 , node 722 connected to one side of the source/drain path of an n-channel transistor 724 , the other side thereof connected to ground.
- the gates of transistors 720 and 722 are connected to the node 718 to receive the signal pwrb.
- Node 722 is input to the n-array 704 .
- the current input to the node 714 is input to a first leg which is comprised of eight parallel legs, each comprised of a first n-channel transistor 802 connected between a node 804 and ground, the gate thereof connected to receive the gain signal.
- the node 804 is connected to one side of an n-channel transistor 806 , the other side thereof connected to one side of the source/drain path of an n-channel transistor 808 , the other side of the source/drain path of transistor 808 connected to the node 714 .
- the gates of transistors 806 and 808 are connected together and to node 714 and a node 810 .
- the gain control signal on a gate of transistor 802 can determine how many legs are connected in parallel.
- the current input node 722 is connected to 32 parallel legs, each of the 32 parallel legs comprised a first n-channel transistor 814 connected between a node 816 and ground, the gate thereof connected to the multibit gain control signal.
- Node 816 is connected to one side of the source/drain path of an n-channel transistor 818 , the other side thereof connected to one side of the source/drain path of an n-channel transistor 820 , the other side thereof connected to the node 722 .
- the gate of transistor 818 is connected to node 824 and the gate of transistor 820 is connected to node 810 . It can therefore be seen that the gain control signal controlling the gate of each of the transistors 814 in each of the 32 legs connected to node 722 will be able to determine the number of legs that are electrically connected to ground, this structure therefore setting the gain of the DAC.
- the structure comprised of the two legs connected to nodes 714 and 722 allows for control of current that is mirrored over to a second structure.
- This second structure is comprised of two current legs, one associated with a current leg at a node 830 for driving a current I Z1 to ground and a node 832 for driving a current I Z2 to ground.
- Each of the legs associated with each of the nodes 830 and 832 has associated therewith 82 selectable legs.
- Each of the legs associated with the node 830 are comprised of a first n-channel transistor 834 connected between a node 836 and ground, the gate thereof connected to the multibit trim control signal.
- Node 836 is connected to one side of an n-channel transistor 838 , the other side thereof connected to one side of an n-channel transistor 840 , the other side thereof connected to node 830 .
- the gate of transistor 838 is connected to node 824 and the gate of transistor 840 is connected to node 810 .
- the leg associated with the node 832 there being 82 such legs, are each comprised of a first n-channel transistor 842 connected between a node 844 and ground, the gate thereof connected to the trim control signal.
- Node 844 is connected to one side of an n-channel transistor 846 , the other side thereof connected to one side of an n-channel transistor 848 , the other side thereof connected to node 832 .
- the gate of transistor 846 is connected to node 824 and the gate of transistor 848 is connected to the node 810 .
- the operation of the n-array 704 of FIG. 8 provides that a 4 ⁇ A on each of the nodes 714 and 722 . This current will be mirrored over to the legs associated with the nodes 830 and 832 , with the gain control signal comprised of two bits. Each of the bits will control a certain number of the n-channel transistors 802 and 814 .
- the gain control signal will select the number of transistors turned “on.”
- the gain is set such that it will select a gain of “1,” “1 ⁇ 2,” “1 ⁇ 3” and “1 ⁇ 4.”
- the trim control signal on the transistors 834 and 842 is a 31-bit word which allows trimming of the current through the legs 830 and 832 . Again, this is a conventional operation.
- the p-array 702 is comprised of two primary multiple leg structures, one connected to node 830 and one connected to node 832 .
- Each of the legs is comprised of multiple parallel connected legs, each leg comprised of series connected transistors.
- Each of the legs associated with the node 830 there being 128 of these legs, is comprised of a first p-channel transistor 902 having the source/drain path thereof connected between V DD and the node 904 .
- Node 904 is connected to one side of the p-channel transistor 906 , the other side thereof connected to one side of the source/drain path of a p-channel transistor 908 , the other side thereof connected to the node 830 .
- the gates of all the transistors 902 are enabled/disabled by the mode signal and the gates of all the transistors 906 and 908 are connected together to node 830 .
- the second leg associated with the node 832 which is comprised of a plurality of legs, there being 512 of these legs, are each comprised of three series connected transistors. Each of these legs is comprised of a primary control p-channel transistor 914 connected between V DD and a node 916 .
- Node 916 is connected to one side of a p-channel transistor 918 , the other side thereof connected to one side of a p-channel transistor 920 , the other side thereof connected to the node 832 .
- the gate of transistor 918 is connected to node 832
- the gate of transistor 920 is connected to node 830 .
- the gates of all of the transistors 914 are selectable in accordance with the mode signal. Each of the bits of the mode signal will select different groups of these transistors 914 .
- These transistors 902 and 914 control the full scale setting of the IDAC, there typically being a current of 32 ⁇ A that can go through each of the legs associated with nodes 830 and 832 .
- the nodes 830 and 832 are mirrored over to a binary weighted leg.
- the binary weighted leg is comprised of 15 parallel legs connected between V DD and a node 928 .
- Each of the legs is comprised of a primary control p-channel transistor 930 connected between V DD and a node 932 .
- Node 932 is connected to one side of the p-channel transistor 934 , the other side thereof connected to one side of a p-channel transistor 936 , the other side thereof connected to the node 928 .
- each of the transistors 930 is connected to the four LSBs of the din ⁇ 11:0> (bit 0 to bit 1 , bit 1 to bit 2 , bit 2 to bit 4 , bit 3 to bit 8 ), this primary leg able to select one of 15 different current levels, the gate of transistor 934 is connected to the node 832 and the gate of transistor 936 is connected to the node 832 .
- the output on node 928 comprises the I OUT of the IDAC and this provides, depending upon the inputs, 4096 increments of current, the number thereof depending upon the input digital value.
- This block 940 is comprised of a plurality of selectable groups of legs, each group comprised of 16 legs of transistors identical to the leg comprised of transistors 930 , 934 and 936 . Since there are 16 legs per group, selection of a group of these 16 legs will effectively provide a current step equal to 16 of the levels provided by one of the 15 legs of transistors 932 , 934 , and 936 . For example, if one were to increment from a zero level up, one leg of the 15 legs of transistors 932 , 934 , and 936 would first be selected to increment from a zero level to the first level, i.e., the LSB.
- each of the switches which is operable to receive on an input 1002 the I OUT current from node 928 of the p-array 702 .
- This is input to one side of a p-channel transistor 1004 , the other side thereof connected to the output terminal on node 1006 , this being the I OUT of either of the switches 608 or 610 .
- the gate of transistor 1004 is connected to node 1008 .
- Node 1008 is driven by inverter 1009 .
- Inverter 1009 is connected to the enable signal. When enable is high, node 1008 is low, transistor 1004 is on and the switch is enabled. When enable is low, node 1008 is high, transistor 1004 is off, and it is not enabled, the switch is off.
- Mode Gain ⁇ 1, 1> ⁇ 1.0> ⁇ 0.1> ⁇ 0.0> ⁇ 0, 0> 1 2 mA 1 mA 500 ⁇ A 250 ⁇ A ⁇ 0, 1> 1 ⁇ 2 1 mA 500 ⁇ A 250 ⁇ A 125 ⁇ A ⁇ 1, 0> 1 ⁇ 3 666 ⁇ A 333 ⁇ A 166 ⁇ A 83 ⁇ A ⁇ 1, 1> 1 ⁇ 4 500 ⁇ A 250 ⁇ A 125 ⁇ A 62.5 ⁇ A It can be seen that, for mode ⁇ 1,1>, the IDAC will put out a full 2 mA of current at a gain of “1.” For mode ⁇ 1,1>,
- the full scale current will be 62.5 ⁇ A.
- the bit resolution 4096 for a 12-bit IDAC, this will result in an LSB increment of 15 nA. If the first IDAC were set to a gain of 1 with a full scale current of 2 mA, the LSB current therefor would be 488 nA.
- a second IDAC that can add current to the output node that provides increments of current that are lower than the lowest increment of current in the first IDAC, a high resolution IDAC can be realized.
- FIG. 11 there is illustrated a logic diagram of an alternate method of utilizing the two IDACs.
- the first IDAC 202 and a second IDAC 204 wherein the digital input to the second IDAC 204 is derived from a table 1102 , this table typically stored in flash.
- This IDAC 204 is utilized to “correct” for nonlinearities or any correction on the output of the IDAC 202 . Therefore, whenever a digital input value is input to the first IDAC 202 on the digital bus 210 , this will address the flash table 1102 and output a pre-stored and associated digital value on the bus 212 for input to the second IDAC 204 .
- the output of the IDAC 204 will provide a correction factor for the IDAC 202 , this correction factor, as noted herein above, being an “additive” current.
- this correction factor as noted herein above, being an “additive” current.
- the IDAC 204 will not change the resolution of the DAC 202 but, rather, it will merely provide either an offset or a correction thereto.
- the output of the IDAC 204 could be controlled by varying the gain and/or the full scale current.
- a plot of this correction there is provided a first plot 1202 as a solid line for the output of the DAC 202 as a function of the 4096 levels for a 12-bit IDAC, in one example. It can be seen that the curve is nonlinear. There is provided a compensating plot 1204 that will provide a correcting aspect to this output, which will result in an offset plot which, when normalized, will result in a straight line 1206 , which provides a linear output. In addition to providing a correction for nonlinearity, the second IDAC 204 could be programmed such that it would provide a filter correction or filter function to the overall output on node 224 .
- the plot for the first IDAC is provided by plot 1302 .
- a plot for the second IDAC, plot 1304 provides a plot which will provide an initial offset 1306 that will increase the current output thereof, which current will begin to decrease at a point 1308 .
- the total current for the total IDAC output will appear as plot 1310 .
- the overall IDAC response can be modified for each digital input value varied through the use of a look up table to add current to the node 224 .
- an n-channel IDAC could be utilized in addition thereto in order to actually subtract current at certain digital values.
- FIG. 14 there is illustrated an embodiment wherein there is provided the two IDACs 202 and 204 , these both being p-channel IDACs that drive current to the node 224 .
- an n-channel IDAC 1402 that is operable to sink current therefrom.
- this is the parallel of the p-channel IDAC.
Abstract
Description
- The present invention relates in general to data converters for converting digital information to analog information and, more particularly, to a digital-to-analog converter (DAC) utilized in a mixed signal processor wherein the output of multiple current DACs are combined to increase the bit resolution of the mixed signal processor.
- N/A.
- Digital-to-analog converters (DACs) are operable to convert a digital value to an analog value. The DAC has a bit-resolution which defines the smallest step size that it can increment. For example, a 12-bit current DAC allows for 4096 discrete steps. This would result in a current DAC operating on a 2 mA full scale current to have a current of 1 mA for the most significant bit (MSB) and a current of 488 nA as the highest resolution associated with the least significant bit (LSB). If the full scale current is decreased by a factor of two, that will decrease the size of the LSB step correspondingly, but it will not decrease or increase the number of current steps that can be provided by the current DAC. The only way to increase the number of steps is to increase the bit-resolution of the DAC, which requires a more complex current DAC architecture. Along with this more complex architecture comes more linearity problems, etc.
- The present invention disclosed herein comprises in one aspect thereof, a method for providing an increased bit resolution to a data converter operable to convert digital information to analog values. A first current Digital-to-Analog (IDAC) converter is controlled to provide current to a first output node, the first IDAC having a first current step size associated with the Least Significant Bit (LSB) thereof. A second IDAC is controlled to provide current to the first output node, the second IDAC having a second current step size associated with the LSB thereof that is smaller than the first current step size. The combination of the first and second IDACs increases the bit resolution of the first IDAC when driving the first output node without the second IDAC.
- For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying Drawings in which:
-
FIG. 1 illustrates a logic block diagram of a mixed signal multiprocessor unit; -
FIG. 2 illustrates a logic block diagram of two DACs and associated switches to allow the combining of the outputs thereof; -
FIG. 3 illustrates a simplified schematic diagram of the Wired ORed operation; -
FIG. 4 illustrates a diagrammatic view of the improved bit-resolution provided by the second DAC; -
FIG. 5 illustrates a diagrammatic view of the bit-resolution pattern; -
FIG. 6 illustrates a block diagram of one of the DACs at a high level; -
FIG. 7 illustrates a more detailed block diagram of the DAC; -
FIG. 8 illustrates a schematic diagram of the n-channel transistor portion of the DAC; -
FIG. 9 illustrates a schematic diagram of the p-channel portion of the DAC; -
FIG. 10 illustrates a schematic diagram of one of the switches; -
FIG. 11 illustrates a diagrammatic view of an alternate embodiment of the combined dual DACs illustrating the lineary compensation; -
FIGS. 12 and 13 illustrate plots of linearity for the combined dual DACs ofFIG. 2 ; and -
FIG. 14 illustrates an alternate embodiment wherein an n-channel pull-down DAC is provided. - Referring now to
FIG. 1 , there is illustrated a block diagram of a mixed signal integrated circuit including a SAR analog-to-digital converter (ADC). This is a conventional processor based mixed signal circuit of the type C8051F410, manufactured by Silicon Laboratories, the present assignee. This mixed signal circuit includes at the heart thereof aCPU 102, which is an 8051 CPU, a conventional processor core. ThisCPU 102 interfaces with memory, there being aflash memory 104 interfaced with theCPU 102 through abus 106, and a random access memory (RAM) 108 interfaced to theCPU 102 through abus 110. - The
CPU 102 operates on multiple clocks. There is provided anexternal oscillator circuit 112, which is operable to be controlled by anexternal crystal 114, it being noted that theexternal oscillator circuit 112 is actually disposed on-chip. This oscillator is a high frequency oscillator and operates at a frequency of around 25 MHz. This is input to theCPU 102 through a selection multiplexer (MUX) 116. Alternatively, theCPU 102 can operate off of a low frequencyinternal oscillator 120, this being a 32 KHz crystal oscillator. Typically, the primary processing function of theCPU 102 is carried out with thehigh frequency oscillator 112 and, when theCPU 102 is placed in a “sleep” mode, the lower frequency oscillator is utilized. The processing operations are typically minimal at the lower frequency. TheCPU 102 also includes a JTAG logic block 118 that is operable to interface external data with theCPU 102 for writing in theflash memory 104, this being a conventional operation. - The
CPU 102 interfaces with a digital on-chip bus 122, which interfaces with a plurality of digital input/output pins 124 through a digital I/O block 126. This digital I/O block 126 is operable to allow various digital interfaces. This can be parallel digital data or it can be serial data. Serial data will typically be interfaced with some type of serial data format. This can be an RS232 data format, an I2C format, or any other type of serial data format. This allows digital data to be received or transmitted. Additionally, thedigital bus 122 is interfaced with the digital input of an analog-to-digital converter (ADC) 128 to receive digital data therefrom. The input to theADC 128 is provided on an inputanalog line 130, which comprises the output of theprogrammable amplifier 132. The analog input to theamplifier 132 is received from theanalog multiplexer 134, which receives a plurality of analog inputs onanalog input lines 136. These analog inputs can be received from any source, such as transducers, etc. One embodiment of this analog multiplexer is illustrated in U.S. Pat. No. 6,507,215, issued Jan. 14, 2003, and assigned to the present Assignee, which reference is incorporated herein in its entirety by reference. One illustrated input to themultiplexer 134 is from atemperature sensor 138, which is an internally generated temperature value typically generated from a band-gap reference voltage generator contained on-chip. The output of this temperature sensor is connected to one of theanalog input lines 136 and is selected for measuring ambient temperature of the chip, which may be the ambient temperature of the surroundings. - In addition to the
analog multiplexer 134 and theADC 128, digital information on thebus 122 can be provided as the input to one of either a digital-to-analog converter (DAC) 140 or aDAC 141, for conversion thereof to an analog output signal on respectiveanalog output lines comparator 144 which receives an analog input for comparison to an internally generated reference voltage or to an external reference voltage (not shown) to provide a selectable output that can be driven to thedigital bus 122 or to an interrupt input on theCPU 102. Although illustrated as being connected to thedigital bus 122, it should be understood that the output ofcomparator 144 could be connected to multiple different interrupts on the processor. - Referring now to
FIG. 2 , there is illustrated a logic diagram for two DACs, aDAC 202 and aDAC 204,DAC 202 labeled IDAC0 andDAC 204 labeledIDAC 1, both of theseDACs DACs separate configuration register 206 forDAC 202 andconfiguration register 208 forDAC 204. The configuration registers 206 and 208 set the gain and full scale current for each of theDACs DAC 202 receives a digital input value on adigital input bus 210 andDAC 204 receives a digital input value on abus 212. Both of theDACs 202 are clocked with a clock signal CLK. It is noted that both of theDACs CPU 202. Therefore, both of theDACs -
DAC 202 is operable to drive a node 220. Node 220 is connected to one side of aswitch 222, the other side thereof connected to anoutput node 224 that is connected to a pad 226. This pad 226 is associated with theDAC 202 in normal operation with single DAC operation. Node 220 is additionally connected to one side of aswitch 228, the other side thereof connected tonode 224.Switch 222 is controlled by a first enable signal, en1A, and switch 228 is controlled by an enable signal, en0A. - The output of the
DAC 204 has the output thereof connected to anode 230,node 230 connected to one side of aswitch 232 and to one side of aswitch 234.Switch 232 has the other side thereof connected to anoutput node 236,node 236 connected to anoutput pad 238,output pad 238 associated with theDAC 204 in single DAC operation. The other side of theswitch 234 is connected to thenode 224, such that theoutput node 230 can be routed to the pad 226 in dual-DAC operation, this being the combination of DAC outputs. Theswitch 232 is enabled by the enable signal, en0B, and switch 234 is enabled by the enable signal, en1B. In the dual-DAC operation, whenswitch 222 and switch 234 are closed in response to the en1A and en1B signals being high, the output of bothDACs node 224. TheDAC 202 is the primary DAC and theDAC 204 is the secondary DAC, but there is no reason that this could not be reversed. In general, when theDACs DAC 202 will constitute the higher order bits and theDAC 204 will constitute the lower order bits of the resultant DAC, as will be described in more detail herein below. - Referring now to
FIG. 3 , there is illustrated a simplified schematic of the manner in which the twoDACs DAC 202 is represented by acurrent source 302 that drives thenode 224 with the current from VDD. Similarly,DAC 204 is represented by acurrent source 304 that drives current to thenode 224 from the power supply. The pad 226 is represented by aload 306 that has the current IDAC, the resultant current. As such, both of theDACs DACs node 224, or a DC load could be provided. This will be described in more detail herein below. - Referring now to
FIG. 4 , there is illustrated a diagrammatic view of the manner in which the twoDACs current DAC 202, is configured such that it has a full scale current resulting in a minimum resolvable step associated with the LSB of astep size 402. TheDAC 202 and theDAC 204 are basically identical DACs in the disclosed embodiment. However, they could be of a different bit resolution. For this example, bothDACs current DAC 202, the full scale current is set such that the minimum current step would becurrent step 402. Ifcurrent DAC 204 were set to one-half the full scale current, then the minimum current step size would be one-half that of thecurrent DAC 202, this being represented by acurrent step 404. Therefore, it can be seen that a singlecurrent step 402 in the first current DAC,current DAC 202, would result in the output current changing from acurrent level 406 to acurrent level 408. If, thereafter, thecurrent DAC 204 were incremented, this would provide an incremental current that would result in the output current incrementing to acurrent level 410, which would be one-half thecurrent step size 402. This would, in effect, add an extra bit to the overall resolution of the combined current DAC, such that a 12-bit current DAC would then be converted to a 13-bit current DAC, with the LSB being defined by the LSB of thecurrent DAC 204. This is illustrated inFIG. 5 , wherein the first DAC is set to have 8 bits of resolution with the most significant bit to the least significant bit. Thereafter, the second current DAC, current DAC1, could have the four lower order bits therein exercised such that the 8 bit current DAC resolution of the first current DAC would be extended to 12 bits by only utilizing the four lower order bits in the second current DAC. Therefore, the lowest order bit in the second current DAC, current DAC1, would constitute the LSB of the combined current DAC. - Referring now to
FIG. 6 , there is illustrated a diagrammatic view of an overall 12-bit IDAC. Data is input on a 12-bit bus 602 having bits <11:0>, which is input to adigitizer 604 that is operable to clock data in, thermometer encode this input, and output 259 clocked control outputs into ananalog IDAC 606. Thisdigitizer 604 is a conventional IDAC circuit. Theanalog IDAC 606 is operable to receive, in addition to the clocked control signals, a gain input, a trim input and a mode input. In addition, there are provided two enable inputs, en1A/B and en0A/B, for enabling associated output switches. TheIDAC 606 is operable to output, for a 12-bit resolution IDAC, 4096 levels of current on acurrent output line 607. This is input to afirst switch 608 and a second switch 610 for providing a first output current onoutput 612 and a second output current on thesecond output 614, respectively. There are provided two enable outputs online 616 for enabling twoswitches 608 and 610. Again, this is conventional IDAC operation with the exception of theswitches 608 and 610. - Referring now to
FIG. 7 , there is illustrated a more detailed block diagram of theIDAC 606. In general, theIDAC 606 is comprised of a p-array 702 of p-channel transistors for driving current to theoutput line 607 from the power supply and an n-array 704 for providing bias current to the p-array 702. The p-array 702 is operable to receive the mode input and the clocked control signals for selecting levels, with the n-array 704 operable to determine a gain and also provide the trim function associated therewith. A reference current, IREF, is provided on twocurrent input lines 706 and 708. Line 706 is connected to one side of the source/drain path of a p-channel transistor 712, the other side thereof connected to anode 714. Thenode 714 is connected to one side of the source/drain path of an n-channel transistor 716, the other side thereof connected to ground. The gates oftransistors control node 718 which is operable to provide a power-up signal of pwrb, which when low, will turn ontransistor 712 and turn offtransistor 716. This will allow the reference current on node 706, approximately 4 μA, to flow tonode 714, whichnode 714 is connected to one input of the n-array 704. Theline 708 operates similarly and is connected to one side of a source/drain path of a p-channel transistor 720, the other side thereof connected to anode 722,node 722 connected to one side of the source/drain path of an n-channel transistor 724, the other side thereof connected to ground. The gates oftransistors node 718 to receive the signal pwrb.Node 722 is input to the n-array 704. - Referring now to
FIG. 8 , there is illustrated a detailed schematic diagram of the n-array 704. The current input to thenode 714 is input to a first leg which is comprised of eight parallel legs, each comprised of a first n-channel transistor 802 connected between anode 804 and ground, the gate thereof connected to receive the gain signal. Thenode 804 is connected to one side of an n-channel transistor 806, the other side thereof connected to one side of the source/drain path of an n-channel transistor 808, the other side of the source/drain path oftransistor 808 connected to thenode 714. The gates oftransistors node 714 and anode 810. Thus, the gain control signal on a gate oftransistor 802 can determine how many legs are connected in parallel. - The
current input node 722 is connected to 32 parallel legs, each of the 32 parallel legs comprised a first n-channel transistor 814 connected between anode 816 and ground, the gate thereof connected to the multibit gain control signal.Node 816 is connected to one side of the source/drain path of an n-channel transistor 818, the other side thereof connected to one side of the source/drain path of an n-channel transistor 820, the other side thereof connected to thenode 722. The gate oftransistor 818 is connected tonode 824 and the gate oftransistor 820 is connected tonode 810. It can therefore be seen that the gain control signal controlling the gate of each of thetransistors 814 in each of the 32 legs connected tonode 722 will be able to determine the number of legs that are electrically connected to ground, this structure therefore setting the gain of the DAC. - The structure comprised of the two legs connected to
nodes node 830 for driving a current IZ1 to ground and anode 832 for driving a current IZ2 to ground. Each of the legs associated with each of thenodes node 830 are comprised of a first n-channel transistor 834 connected between a node 836 and ground, the gate thereof connected to the multibit trim control signal. Node 836 is connected to one side of an n-channel transistor 838, the other side thereof connected to one side of an n-channel transistor 840, the other side thereof connected tonode 830. The gate oftransistor 838 is connected tonode 824 and the gate oftransistor 840 is connected tonode 810. The leg associated with thenode 832, there being 82 such legs, are each comprised of a first n-channel transistor 842 connected between anode 844 and ground, the gate thereof connected to the trim control signal.Node 844 is connected to one side of an n-channel transistor 846, the other side thereof connected to one side of an n-channel transistor 848, the other side thereof connected tonode 832. The gate oftransistor 846 is connected tonode 824 and the gate oftransistor 848 is connected to thenode 810. In general, the operation of the n-array 704 ofFIG. 8 provides that a 4 μA on each of thenodes nodes channel transistors transistors 834 and 842 is a 31-bit word which allows trimming of the current through thelegs - Referring now to
FIG. 9 , there is illustrated a schematic diagram of the p-array 702. The p-array 702 is comprised of two primary multiple leg structures, one connected tonode 830 and one connected tonode 832. Each of the legs is comprised of multiple parallel connected legs, each leg comprised of series connected transistors. Each of the legs associated with thenode 830, there being 128 of these legs, is comprised of a first p-channel transistor 902 having the source/drain path thereof connected between VDD and thenode 904.Node 904 is connected to one side of the p-channel transistor 906, the other side thereof connected to one side of the source/drain path of a p-channel transistor 908, the other side thereof connected to thenode 830. The gates of all the transistors 902 are enabled/disabled by the mode signal and the gates of all thetransistors node 830. The second leg associated with thenode 832, which is comprised of a plurality of legs, there being 512 of these legs, are each comprised of three series connected transistors. Each of these legs is comprised of a primary control p-channel transistor 914 connected between VDD and anode 916.Node 916 is connected to one side of a p-channel transistor 918, the other side thereof connected to one side of a p-channel transistor 920, the other side thereof connected to thenode 832. The gate oftransistor 918 is connected tonode 832, and the gate oftransistor 920 is connected tonode 830. The gates of all of thetransistors 914 are selectable in accordance with the mode signal. Each of the bits of the mode signal will select different groups of thesetransistors 914. Thesetransistors 902 and 914 control the full scale setting of the IDAC, there typically being a current of 32 μA that can go through each of the legs associated withnodes - The
nodes node 928. Each of the legs is comprised of a primary control p-channel transistor 930 connected between VDD and a node 932. Node 932 is connected to one side of the p-channel transistor 934, the other side thereof connected to one side of a p-channel transistor 936, the other side thereof connected to thenode 928. The gate of each of thetransistors 930 is connected to the four LSBs of the din<11:0> (bit 0 tobit 1,bit 1 to bit 2, bit 2 to bit 4, bit 3 to bit 8), this primary leg able to select one of 15 different current levels, the gate oftransistor 934 is connected to thenode 832 and the gate oftransistor 936 is connected to thenode 832. The output onnode 928 comprises the IOUT of the IDAC and this provides, depending upon the inputs, 4096 increments of current, the number thereof depending upon the input digital value. There is also provided ablock 940 labeled the “IPX Block.” Thisblock 940 is comprised of a plurality of selectable groups of legs, each group comprised of 16 legs of transistors identical to the leg comprised oftransistors transistors transistors transistors transistors block 940 is then selected to increment to 16 levels. Thereafter, the legs oftransistors transistors block 940 to go to 32 levels. - Referring now to
FIG. 10 , there is illustrated a simplified schematic diagram of each of the switches, which is operable to receive on aninput 1002 the IOUT current fromnode 928 of the p-array 702. This is input to one side of a p-channel transistor 1004, the other side thereof connected to the output terminal onnode 1006, this being the IOUT of either of theswitches 608 or 610. The gate oftransistor 1004 is connected to node 1008. Node 1008 is driven by inverter 1009. Inverter 1009 is connected to the enable signal. When enable is high, node 1008 is low,transistor 1004 is on and the switch is enabled. When enable is low, node 1008 is high,transistor 1004 is off, and it is not enabled, the switch is off. - In operation, the gain is determined with the two bit gain input to be either full gain, one-half gain, one-third gain or one-fourth gain, this being to scale. The mode is able to, through a 2-bit word, select four current levels for each gain level. Therefore, a plot of gain versus mode will provide the following values, as set forth in Table 1:
Mode Gain <1, 1> <1.0> <0.1> <0.0> <0, 0> 1 2 mA 1 mA 500 μA 250 μA <0, 1> ½ 1 mA 500 μA 250 μA 125 μA <1, 0> ⅓ 666 μA 333 μA 166 μA 83 μA <1, 1> ¼ 500 μA 250 μA 125 μA 62.5 μA
It can be seen that, for mode <1,1>, the IDAC will put out a full 2 mA of current at a gain of “1.” For mode <1,1>, and at a gain of ¼, the current will be 500 μA. At the smallest full scale current, and the lowest gain, the full scale current will be 62.5 μA. By dividing the full scale current by the bit resolution, 4096 for a 12-bit IDAC, this will result in an LSB increment of 15 nA. If the first IDAC were set to a gain of 1 with a full scale current of 2 mA, the LSB current therefor would be 488 nA. Thus, by providing a second IDAC that can add current to the output node that provides increments of current that are lower than the lowest increment of current in the first IDAC, a high resolution IDAC can be realized. - Referring now to
FIG. 11 , there is illustrated a logic diagram of an alternate method of utilizing the two IDACs. In this embodiment, there are illustrated thefirst IDAC 202 and asecond IDAC 204 wherein the digital input to thesecond IDAC 204 is derived from a table 1102, this table typically stored in flash. ThisIDAC 204 is utilized to “correct” for nonlinearities or any correction on the output of theIDAC 202. Therefore, whenever a digital input value is input to thefirst IDAC 202 on thedigital bus 210, this will address the flash table 1102 and output a pre-stored and associated digital value on thebus 212 for input to thesecond IDAC 204. The output of theIDAC 204 will provide a correction factor for theIDAC 202, this correction factor, as noted herein above, being an “additive” current. However, if thesecond IDAC 204 is implemented with an n-channel IDAC, current could be subtracted from the output ofIDAC 202. Therefore, theIDAC 204 will not change the resolution of theDAC 202 but, rather, it will merely provide either an offset or a correction thereto. Additionally, the output of theIDAC 204 could be controlled by varying the gain and/or the full scale current. - Referring now to
FIG. 12 , there is illustrated a plot of this correction. There is provided a first plot 1202 as a solid line for the output of theDAC 202 as a function of the 4096 levels for a 12-bit IDAC, in one example. It can be seen that the curve is nonlinear. There is provided a compensating plot 1204 that will provide a correcting aspect to this output, which will result in an offset plot which, when normalized, will result in astraight line 1206, which provides a linear output. In addition to providing a correction for nonlinearity, thesecond IDAC 204 could be programmed such that it would provide a filter correction or filter function to the overall output onnode 224. Thus, it could be that the desired curve would need to be “rolled off” at the high end. In this example, the plot for the first IDAC is provided byplot 1302. A plot for the second IDAC,plot 1304 provides a plot which will provide an initial offset 1306 that will increase the current output thereof, which current will begin to decrease at apoint 1308. The total current for the total IDAC output will appear as plot 1310. As such, it can be seen that with the use of the flash table 1102, the overall IDAC response can be modified for each digital input value varied through the use of a look up table to add current to thenode 224. Also, as noted herein above, an n-channel IDAC could be utilized in addition thereto in order to actually subtract current at certain digital values. - Referring now to
FIG. 14 , there is illustrated an embodiment wherein there is provided the two IDACs 202 and 204, these both being p-channel IDACs that drive current to thenode 224. There is provided in addition, an n-channel IDAC 1402 that is operable to sink current therefrom. Although not disclosed in detail, this is the parallel of the p-channel IDAC. - Although the preferred embodiment has been described in detail, it should be understood that various changes, substitutions and alterations can be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (33)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/816,436 US6950047B1 (en) | 2004-03-31 | 2004-03-31 | Method and apparatus for combining outputs of multiple DACs for increased bit resolution |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/816,436 US6950047B1 (en) | 2004-03-31 | 2004-03-31 | Method and apparatus for combining outputs of multiple DACs for increased bit resolution |
Publications (2)
Publication Number | Publication Date |
---|---|
US6950047B1 US6950047B1 (en) | 2005-09-27 |
US20050219093A1 true US20050219093A1 (en) | 2005-10-06 |
Family
ID=34992653
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/816,436 Expired - Lifetime US6950047B1 (en) | 2004-03-31 | 2004-03-31 | Method and apparatus for combining outputs of multiple DACs for increased bit resolution |
Country Status (1)
Country | Link |
---|---|
US (1) | US6950047B1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7627817B2 (en) * | 2003-02-21 | 2009-12-01 | Motionpoint Corporation | Analyzing web site for translation |
WO2004079924A2 (en) * | 2003-02-28 | 2004-09-16 | Silicon Laboratories Inc. | Tuner for radio frequency receivers and associated method |
US7447493B2 (en) * | 2003-02-28 | 2008-11-04 | Silicon Laboratories, Inc. | Tuner suitable for integration and method for tuning a radio frequency signal |
US7425995B2 (en) * | 2003-02-28 | 2008-09-16 | Silicon Laboratories, Inc. | Tuner using a direct digital frequency synthesizer, television receiver using such a tuner, and method therefor |
US7358885B2 (en) * | 2003-02-28 | 2008-04-15 | Silicon Laboratories, Inc. | Mixing DAC architectures for a radio frequency receiver |
US7773968B2 (en) * | 2006-11-30 | 2010-08-10 | Silicon Laboratories, Inc. | Interface/synchronization circuits for radio frequency receivers with mixing DAC architectures |
US7411538B1 (en) * | 2007-03-31 | 2008-08-12 | Silicon Laboratories Inc. | SAR analog to digital converter having multiplexable ground sense pin |
US7439898B1 (en) * | 2007-05-31 | 2008-10-21 | Analog Devices, Inc. | Parallel digital processing for reducing delay in SAR ADC logic |
US8164499B1 (en) | 2010-06-11 | 2012-04-24 | Lattice Semiconductor Corporation | Shared-array multiple-output digital-to-analog converter |
US9019137B1 (en) * | 2014-01-17 | 2015-04-28 | IQ-Analog Corporation | Multiplying digital-to-analog converter |
EP2746891B1 (en) * | 2012-12-20 | 2015-06-03 | Imec | A current waveform generator |
KR20220045455A (en) * | 2020-10-05 | 2022-04-12 | 에스케이하이닉스 주식회사 | Analog-digital converter, memory device and operating method including the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5574455A (en) * | 1994-01-25 | 1996-11-12 | Hitachi, Ltd. | Digital to analog converter and frequency synthesizer using the converter |
US6703956B1 (en) * | 2003-01-08 | 2004-03-09 | Agilent Technologies, Inc. | Technique for improved linearity of high-precision, low-current digital-to-analog converters |
US6720898B1 (en) * | 2003-04-10 | 2004-04-13 | Maxim Integrated Products, Inc. | Current source array for high speed, high resolution current steering DACs |
US6727834B2 (en) * | 2002-05-03 | 2004-04-27 | Mcgill University | Method and device for use in DC parametric tests |
US6738006B1 (en) * | 2003-05-06 | 2004-05-18 | Analog Devices, Inc. | Digital/analog converter including gain control for a sub-digital/analog converter |
-
2004
- 2004-03-31 US US10/816,436 patent/US6950047B1/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5574455A (en) * | 1994-01-25 | 1996-11-12 | Hitachi, Ltd. | Digital to analog converter and frequency synthesizer using the converter |
US6727834B2 (en) * | 2002-05-03 | 2004-04-27 | Mcgill University | Method and device for use in DC parametric tests |
US6703956B1 (en) * | 2003-01-08 | 2004-03-09 | Agilent Technologies, Inc. | Technique for improved linearity of high-precision, low-current digital-to-analog converters |
US6720898B1 (en) * | 2003-04-10 | 2004-04-13 | Maxim Integrated Products, Inc. | Current source array for high speed, high resolution current steering DACs |
US6738006B1 (en) * | 2003-05-06 | 2004-05-18 | Analog Devices, Inc. | Digital/analog converter including gain control for a sub-digital/analog converter |
Also Published As
Publication number | Publication date |
---|---|
US6950047B1 (en) | 2005-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8179295B2 (en) | Self-calibrated current source and DAC using the same and operation method thereof | |
US6914547B1 (en) | Triple resistor string DAC architecture | |
US6507304B1 (en) | Current steering segmented DAC system | |
KR100520299B1 (en) | Current-added-type digital to analog converter and digital to analog converting method thereof | |
US9100045B2 (en) | Multiple string digital to analog converter | |
US7688236B2 (en) | Integrated circuit comprising a plurality of digital-to-analog converters, sigma-delta modulator circuit, and method of calibrating a plurality of multibit digital-to-analog converters | |
JPH0964746A (en) | D/a converter | |
US6703956B1 (en) | Technique for improved linearity of high-precision, low-current digital-to-analog converters | |
US6950047B1 (en) | Method and apparatus for combining outputs of multiple DACs for increased bit resolution | |
US8941522B2 (en) | Segmented digital-to-analog converter having weighted current sources | |
US9503113B1 (en) | Apparatus for offset trimming and associated methods | |
JP2001244816A (en) | Digitally switched potentiometer with improved linearity and setting time | |
JP6407528B2 (en) | Semiconductor device | |
KR960013048B1 (en) | Digital/analog converter | |
JPH0377430A (en) | D/a converter | |
US6642867B1 (en) | Replica compensated heterogeneous DACs and methods | |
US7277036B2 (en) | Digital-to-analog converting circuit | |
Baranwal et al. | Design and analysis of 8 bit fully segmented digital to analog converter | |
CN106253898B (en) | Apparatus for gain selection with parasitic element compensation and related methods | |
KR101096088B1 (en) | Digital-Analog Converter using resistor-string | |
Kvashina et al. | A 12-bit current-steering segmented DAC with digital foreground calibration | |
US7256722B2 (en) | D/A converter | |
Surender et al. | 6-bit, 180nm Digital to Analog Converter (DAC) Using Tanner EDA Tool for Low Power Applications | |
Lee et al. | A 10 bit piecewise linear cascade interpolation DAC with loop gain ratio control | |
CN106253899B (en) | Apparatus and associated method for offset trimming |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILICON LABS CP, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PIASECKI, DOUGLAS;HOLBEG, DOUGLAS;AUSTIN, JAMES DUB;REEL/FRAME:015180/0646 Effective date: 20040331 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SILICON LABORATORIES INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SILICON LABS CP, INC.;REEL/FRAME:029674/0472 Effective date: 20121205 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |