US20050208751A1 - Solder bump structure and method for forming a solder bump - Google Patents

Solder bump structure and method for forming a solder bump Download PDF

Info

Publication number
US20050208751A1
US20050208751A1 US11/143,983 US14398305A US2005208751A1 US 20050208751 A1 US20050208751 A1 US 20050208751A1 US 14398305 A US14398305 A US 14398305A US 2005208751 A1 US2005208751 A1 US 2005208751A1
Authority
US
United States
Prior art keywords
solder bump
intermediate layer
metal
solder
contact pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/143,983
Inventor
Se-Yong Oh
Nam-Seog Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/143,983 priority Critical patent/US20050208751A1/en
Publication of US20050208751A1 publication Critical patent/US20050208751A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K3/00—Tools, devices, or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
    • B23K3/06—Solder feeding devices; Solder melting pans
    • B23K3/0607—Solder feeding devices
    • B23K3/0623—Solder feeding devices for shaped solder piece feeding, e.g. preforms, bumps, balls, pellets, droplets
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
    • H01L2224/11901—Methods of manufacturing bump connectors involving a specific sequence of method steps with repetition of the same manufacturing step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13075—Plural core members
    • H01L2224/13076—Plural core members being mutually engaged together, e.g. through inserts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13075—Plural core members
    • H01L2224/13078—Plural core members being disposed next to each other, e.g. side-to-side arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0364—Conductor shape
    • H05K2201/0367—Metallic bump or raised conductor not used as solder bump
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0364—Conductor shape
    • H05K2201/0373—Conductors having a fine structure, e.g. providing a plurality of contact points with a structured tool
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/048—Self-alignment during soldering; Terminals, pads or shape of solder adapted therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention generally relates to integrated circuit (IC) chips and devices, and more particularly, the present invention relates to solder bump structures of IC chips and devices, and to methods of forming solder bump structures.
  • IC integrated circuit
  • solder bumps which connect to interconnection terminals of the IC chip.
  • solder bumps are intended to encompass solder “balls” as well.
  • Device reliability is thus largely dependent on the structure and material of each solder bump and its effectiveness as an electrical interconnect.
  • FIG. 1 shows the state of a flip chip package prior to mounting on a printed circuit board (PCB) substrate
  • FIG. 2 shows the flip chip package mounted on the PCB substrate.
  • an integrated circuit (IC) chip 1 is equipped with a chip pad 2 , which is typically formed of aluminum.
  • An opening is defined in one or more passivation layers 3 and 4 which expose a surface of the chip pad 2 .
  • Interposed between a solder bump 5 and the chip pad 2 are one or more under bump metallurgy (UBM) layers 6 and 7 .
  • UBM under bump metallurgy
  • the UBM layers 6 and 7 functions to reliably secure the bump 5 to the chip pad 2 , and to prevent moisture absorption into chip pad 2 and IC chip 1 .
  • the first UBM layer 6 functions as an adhesion layer and is deposited by sputtering of Cr, Ti, or TiW.
  • the second UBM layer 7 functions as a wetting layer and is deposited by sputtering of Cu, Ni, NiV.
  • a third oxidation layer of Au may be deposited as well.
  • the solder bump 5 is mounted to a PCB pad 8 of a PCB substrate 9 .
  • FIG. 3 illustrates a number of examples in which stresses have caused fissures to be formed in the solder bumps.
  • reference number 2 denotes a chip pad
  • reference number 5 denotes the solder bump
  • reference number 8 denotes the PCB pad
  • reference number 10 denotes a crack or fissure. The larger the crack, the more the interconnection becomes impaired, and device failures can occur when cracks propagate completely through the solder bump structure.
  • a method for manufacturing a solder bump which includes forming at least one metal protrusion extending upwardly over a contact pad, and embedding the at least one metal protrusion in a solder material.
  • a method for manufacturing a solder bump includes depositing an intermediate layer over a contact pad, forming a photoresist over a surface of the intermediate layer, patterning the photoresist to define at least one opening which partially exposes the surface of the intermediate layer, filling the at least one opening of the photoresist with a metal, removing the photoresist to expose the metal, wherein the metal forms at least one metal protrusion extending upwardly from the surface of the intermediate layer, and embedding the at least one metal protrusion in a solder material formed over the intermediate layer.
  • a method for manufacturing a solder bump includes depositing an intermediate layer over a contact pad, forming a photoresist over a surface of the intermediate layer, patterning the photoresist to define at least one opening which partially exposes the surface of the intermediate layer, filling the at least one opening of the photoresist with a metal to a first depth, filling the at least one opening of the photoresist with a solder material to a second depth such that the solder material is stacked on the metal within each of the at least one opening, removing the photoresist to expose the metal and the first solder material, wherein the metal and first solder material form at least one protrusion extending upwardly from the surface of the intermediate layer, and reflowing the solder material to form a solder bump having the metal embedded therein.
  • a method for manufacturing a solder bump includes depositing an intermediate layer over a contact pad, forming a photoresist over a surface of the intermediate layer, patterning the photoresist to expose a solder bump region over the surface of the intermediate layer, growing at least one metal dendrite having a plurality of branches which project upwardly in the solder bump region from the surface of the intermediate layer, filling the solder bump region with a solder material so as to embed the at least one metal dendrite within the solder material, and removing the photoresist.
  • a solder bump structure which includes a contact pad, an intermediate layer located over the contact pad, a solder bump located over the intermediate layer, and at least one metal projection extending upwardly from a surface of the intermediate layer and embedded within the solder bump.
  • FIG. 1 illustrates a conventional flip-chip structure prior to mounting on a printed circuit board substrate
  • FIG. 2 illustrates a conventional flip-chip structure after mounting on a printed circuit board substrate
  • FIG. 3 contains photographs of conventional structures in which fissures have developed within the solder bumps thereof;
  • FIG. 4 ( a ) is a cross-sectional view of a solder bump structure according to an embodiment of the present invention.
  • FIG. 4 ( b ) a cross-sectional view along the line I-I′ of FIG. 4 a;
  • FIGS. 5 ( a ) through 5 ( i ) are cross-sectional views for use in describing a process for manufacturing a solder bump structure according to a preferred embodiment of the present invention
  • FIG. 7 ( a ) is a cross-sectional view of a solder bump structure according to another embodiment of the present invention.
  • FIG. 7 ( b ) is a cross-sectional view along the line II-II′ of FIG. 7 a ;
  • FIGS. 8 ( a ) and 8 ( b ) are cross-sectional views of solder bump structure having dendrite configuration embedded therein.
  • the present invention is at least partially characterized by the inclusion of one or more metal projections within the solder bump material to form an obstacle which impedes the propagation of a crack within the solder bump material. While the metal projections can take any number of forms, the invention will be described below with reference to several preferred embodiments.
  • FIG. 4 ( a ) is a cross-sectional view of a solder bump structure according to an embodiment of the present invention
  • FIG. 4 ( b ) a cross-sectional view along the line I-I′ of FIG. 4 ( a ).
  • the solder bump structure includes a contact pad 402 of an electronic device such as an IC chip 401 .
  • the IC chip 401 is contained a flip chip package or a wafer level package.
  • An opening is defined in one or more passivation layers 403 and 404 which expose a surface of the chip pad 402 .
  • Interposed between a solder bump 405 and the chip pad 402 are one or more intermediate layers 406 and 407 .
  • the intermediate layers 406 and 407 may be under bump metallurgy (UBM) layers.
  • the layer 406 may be a UBM adhesion layer made of Cr, Ni or TiW, and the layer 407 may be a wetting layer made of Cu, Ni or NiV.
  • an additional oxidation layer of Au may be provided.
  • the solder bump 405 is located over the intermediate layer 407 .
  • An example of the solder bump dimensions is 100 ⁇ 100 ⁇ m, and examples of a material constituting the solder bump include Sn, Pb, Ni, Au, Ag, Cu, Bi and alloys thereof.
  • at least one metal projection 411 extends upwardly from a surface of the intermediate layer 407 and is embedded within the solder bump 405 .
  • a plurality of metal projections 411 extend upwardly from the surface of the intermediate layer 407 and are embedded within the solder bump 405 .
  • a melting point of a material of the solder bump 405 is less than a melting point of the metal projections 411 .
  • An example of the width of each projection 411 is about 5 to 70 ⁇ m, and examples of the material constituting the metal projections 411 include Ni, Cu, Pd, Pt and alloys thereof.
  • a cross-section of the plurality of projections 411 defines a regular mesh pattern in a plane parallel to the contact pad 402 .
  • the regular mesh pattern of metal projections 411 act as obstacles to crack propagation. These obstacles have the effect of increasing the crack resistance, and further lengthen the propagation path of any crack as it travels through the solder bump material, thus decreasing the likelihood device failure.
  • metal projections 411 both regular and irregular, may be adopted, such as off-set parallel rows of projections or concentric sets of patterns.
  • the individual projections 411 may have cross-sections which differ from the generally square cross-sections of FIG. 4 ( b ), such as elliptical cross-sections, polygonal cross-sections, and combinations thereof.
  • a single contiguous projection may be provided, for example in the shape of a spiral or zig-zag pattern.
  • the invention is not limited to the columnar projections 411 having vertical sidewalls as illustrated in FIG. 4 ( a ).
  • projections with oblique or notched sidewalls may be formed instead.
  • projections having non-regular geometric shapes may be provided, such the dendrite structures described in a later embodiment.
  • an opening is defined in one or more passivation layers 503 and 504 which exposes a surface of a chip pad 502 , typically made of aluminum.
  • At least one intermediate layer 506 and 507 is formed over the passivation layers 503 and 504 and over the exposed surface of the chip pad 502 .
  • the intermediate layers 506 and 507 may be under bump metallurgy (UBM) layers.
  • the layer 506 may be a UBM adhesion layer made of Cr, Ni or TiW
  • the layer 507 may be a wetting layer made of Cu, Ni or NiV.
  • an additional oxidation layer of Au may be provided as well.
  • a photoresist 515 is patterned over the intermediate layer 507 so as to expose one or more surface portions of the intermediate layer 507 .
  • a plurality of openings 516 in the photoresist 515 have a cross-section which defines a mesh pattern in a plane parallel to the contact pad.
  • a metal 511 is deposited, for example by electroplating, so as to fill the openings to a given height.
  • the metal 511 include Ni, Cu, Pd, Pt and alloys thereof.
  • the photoresist 515 is then removed, with the resultant structure having a plurality of metal projections 511 extending upward from the surface of the intermediate layer 507 as shown in FIG. 5 ( d ).
  • FIG. 5 ( e ) another photoresist 517 is patterned which has an opening 518 that exposes the intermediate layer 507 and the metal projections 511 .
  • the opening 518 defines a solder bump region.
  • a solder material 505 is deposited so as to fill the openings 518 to a given height. Examples of the solder material 505 include Sn, Pb, Ni, Au, Ag, Cu, Bi and alloys thereof.
  • the photoresist 517 is then removed, with the resultant structure having the plurality of metal projections 511 extending upwardly from the surface of the intermediate layer 507 and embedded within the solder material 505 as shown in FIG. 5 ( g ).
  • solder bump material 505 is heated at or above its melting point such that the solder bump material 505 is reflowed into a globe-shape configuration.
  • an opening is defined in one or more passivation layers 603 and 604 which exposes a surface of a chip pad 602 , typically made of aluminum.
  • At least one intermediate layer 606 and 607 is formed over the passivation layers 603 and 604 and over the exposed surface of the chip pad 602 .
  • the intermediate layers 606 and 607 may be under bump metallurgy (UBM) layers.
  • the layer 606 may be a UBM adhesion layer made of Cr, Ni or TiW, and the layer 607 may be a wetting layer made of Cu, Ni or NiV.
  • an additional oxidation layer of Au may be provided as well.
  • a photoresist 615 is patterned over the intermediate layer 607 so as to expose one or more surface portions of the intermediate layer 607 .
  • a plurality of openings 616 in the photoresist 615 have a cross-section which defines a mesh pattern in a plane parallel to the contact pad.
  • a metal 611 is deposited, for example by electroplating, so as to fill the openings to a given height.
  • the metal 611 include Ni, Cu, Pd, Pt and alloys thereof.
  • a solder bump material 605 is deposited so as to fill the openings 616 in the photoresist.
  • the solder material 605 include Sn, Pb, Ni, Au, Ag, Cu, Bi and alloys thereof.
  • the photoresist 617 is then removed, with the resultant structure having a plurality of stacked structures, each of the stacked structures including a metal projection 611 and a portion of a the solder bump material 605 as shown in FIG. 6 ( e ).
  • an etching process is conducted for the purpose of removing the intermediate (UBM) layers 606 and 607 from outside the solder bump region and from between the stacked structures of the solder bump material 605 and the metal projections 611 . This etching is carried out in the case where the UBM layers extend continuously between adjacent solder bumps.
  • the solder bump material 605 is heated at or above its melting point such that the solder bump material 605 is reflowed into a globe-shape configuration.
  • This embodiment is characterized by metal projections which are formed of dendrite structures instead of the columnar structures of the previous embodiments.
  • a photoresist is patterned having an opening which exposes a bump region of the intermediate layers. Then dendrite crystal structures are grown within the bump region.
  • UBM intermediate
  • the bump region is filled with a solder material so as to embed the dendrite structure within the solder material. Then, the photoresist is removed, the intermediate (UBM) layers are etched outside the bump region, and the solder material is reflowed to obtain the structure illustrated in FIG. 7 ( a ), and in FIG. 7 ( b ) which a cross-sectional view along line II-II′ in FIG. 7 ( a ).
  • the solder bump structure includes a contact pad 702 of an electronic device such as an IC chip 701 . An opening is defined in one or more passivation layers 703 and 704 which exposes a surface of the chip pad 702 .
  • FIGS. 8 ( a ) and 8 ( b ) are photographs in a vertical cross-sectional plane of exemplary dendrite structures.
  • any crack in the solder bump 705 will tend to propagate horizontally through the bump material, and in this case, the metal dendrite projections 711 act as obstacles to crack propagation. These obstacles have the effect of increasing the crack resistance, and further lengthen the propagation path of any crack as it travels through the solder bump material, thus decreasing the likelihood device failure.

Abstract

A solder bump structure includes a contact pad, an intermediate layer located over the contact pad, a solder bump located over the intermediate layer, and at least one metal projection extending upwardly from a surface of the intermediate layer and embedded within the solder bump. Any crack in the solder bump will tend to propagate horizontally through the bump material, and in this case, the metal projections act as obstacles to crack propagation. These obstacles have the effect of increasing the crack resistance, and further lengthen the propagation path of any crack as it travels through the solder bump material, thus decreasing the likelihood device failure.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention generally relates to integrated circuit (IC) chips and devices, and more particularly, the present invention relates to solder bump structures of IC chips and devices, and to methods of forming solder bump structures.
  • 2. Description of the Related Art
  • As integrated circuits (IC's) advance toward higher speeds and larger pin counts, first-level interconnection techniques employing wire bonding technologies have approached or even reached their limits. New improved technologies for achieving fine-pitch wire bonding structures cannot keep pace with the demand resulting from increased IC chip processing speeds and higher IC chip pin counts. As such, the current trend is to replace wire bonding structures with other package structures, such as a flip chip packages and a wafer level packages (WLP).
  • Flip chip packages and WLP structures are partially characterized by the provision of solder bumps which connect to interconnection terminals of the IC chip. (Herein, unless otherwise specified, the term solder “bumps” is intended to encompass solder “balls” as well.) Device reliability is thus largely dependent on the structure and material of each solder bump and its effectiveness as an electrical interconnect.
  • A conventional solder bump structure will be described with reference to FIGS. 1 and 2, where like elements are designated by the same reference numbers. FIG. 1 shows the state of a flip chip package prior to mounting on a printed circuit board (PCB) substrate, and FIG. 2 shows the flip chip package mounted on the PCB substrate.
  • In FIGS. 1 and 2, an integrated circuit (IC) chip 1 is equipped with a chip pad 2, which is typically formed of aluminum. An opening is defined in one or more passivation layers 3 and 4 which expose a surface of the chip pad 2. Interposed between a solder bump 5 and the chip pad 2 are one or more under bump metallurgy (UBM) layers 6 and 7.
  • The UBM layers 6 and 7 functions to reliably secure the bump 5 to the chip pad 2, and to prevent moisture absorption into chip pad 2 and IC chip 1. Typically, the first UBM layer 6 functions as an adhesion layer and is deposited by sputtering of Cr, Ti, or TiW. Also typically, the second UBM layer 7 functions as a wetting layer and is deposited by sputtering of Cu, Ni, NiV. Optionally, a third oxidation layer of Au may be deposited as well.
  • Referring to FIG. 2, the solder bump 5 is mounted to a PCB pad 8 of a PCB substrate 9.
  • Mechanical stresses on the solder bump are a source of structural which can substantially impair device reliability. That is, when the chip heats up during use, both the chip and the PCB expand in size. Conversely, when the chip cools during an idle state, both the chip and the PCB substrate contract in size. The chip and the PCB substrate have mismatched coefficients of thermal expansion, and therefore expand and contract at different rates, thus placing mechanical stress on the intervening solder bump. FIG. 3 illustrates a number of examples in which stresses have caused fissures to be formed in the solder bumps. In this figure, reference number 2 denotes a chip pad, reference number 5 denotes the solder bump, reference number 8 denotes the PCB pad, and reference number 10 denotes a crack or fissure. The larger the crack, the more the interconnection becomes impaired, and device failures can occur when cracks propagate completely through the solder bump structure.
    • SUMMARY OF THE INVENTION
  • According to a first aspect of the present invention, a method for manufacturing a solder bump is provided, which includes forming at least one metal protrusion extending upwardly over a contact pad, and embedding the at least one metal protrusion in a solder material.
  • According to another aspect of the present invention, a method for manufacturing a solder bump is provided, which includes depositing an intermediate layer over a contact pad, forming a photoresist over a surface of the intermediate layer, patterning the photoresist to define at least one opening which partially exposes the surface of the intermediate layer, filling the at least one opening of the photoresist with a metal, removing the photoresist to expose the metal, wherein the metal forms at least one metal protrusion extending upwardly from the surface of the intermediate layer, and embedding the at least one metal protrusion in a solder material formed over the intermediate layer.
  • According to yet another aspect of the present invention, a method for manufacturing a solder bump is provided, with includes depositing an intermediate layer over a contact pad, forming a photoresist over a surface of the intermediate layer, patterning the photoresist to define at least one opening which partially exposes the surface of the intermediate layer, filling the at least one opening of the photoresist with a metal to a first depth, filling the at least one opening of the photoresist with a solder material to a second depth such that the solder material is stacked on the metal within each of the at least one opening, removing the photoresist to expose the metal and the first solder material, wherein the metal and first solder material form at least one protrusion extending upwardly from the surface of the intermediate layer, and reflowing the solder material to form a solder bump having the metal embedded therein.
  • According to still another aspect of the present invention, a method for manufacturing a solder bump is provided, which includes depositing an intermediate layer over a contact pad, forming a photoresist over a surface of the intermediate layer, patterning the photoresist to expose a solder bump region over the surface of the intermediate layer, growing at least one metal dendrite having a plurality of branches which project upwardly in the solder bump region from the surface of the intermediate layer, filling the solder bump region with a solder material so as to embed the at least one metal dendrite within the solder material, and removing the photoresist.
  • According to another aspect of the present invention, a solder bump structure is provided, which includes a contact pad, an intermediate layer located over the contact pad, a solder bump located over the intermediate layer, and at least one metal projection extending upwardly from a surface of the intermediate layer and embedded within the solder bump.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The aspect and advantages of the present invention will become readily apparent from the detailed description that follows, with reference to the accompanying drawings, in which:
  • FIG. 1 illustrates a conventional flip-chip structure prior to mounting on a printed circuit board substrate;
  • FIG. 2 illustrates a conventional flip-chip structure after mounting on a printed circuit board substrate;
  • FIG. 3 contains photographs of conventional structures in which fissures have developed within the solder bumps thereof;
  • FIG. 4(a) is a cross-sectional view of a solder bump structure according to an embodiment of the present invention;
  • FIG. 4(b) a cross-sectional view along the line I-I′ of FIG. 4 a;
  • FIGS. 5(a) through 5(i) are cross-sectional views for use in describing a process for manufacturing a solder bump structure according to a preferred embodiment of the present invention;
  • FIGS. 6(a) through 6(g) are cross-sectional views for use in describing a process for manufacturing a solder bump structure according to another embodiment of the present invention;
  • FIG. 7(a) is a cross-sectional view of a solder bump structure according to another embodiment of the present invention;
  • FIG. 7(b) is a cross-sectional view along the line II-II′ of FIG. 7 a; and
  • FIGS. 8(a) and 8(b) are cross-sectional views of solder bump structure having dendrite configuration embedded therein.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • The present invention is at least partially characterized by the inclusion of one or more metal projections within the solder bump material to form an obstacle which impedes the propagation of a crack within the solder bump material. While the metal projections can take any number of forms, the invention will be described below with reference to several preferred embodiments.
  • FIG. 4(a) is a cross-sectional view of a solder bump structure according to an embodiment of the present invention, and FIG. 4(b) a cross-sectional view along the line I-I′ of FIG. 4(a). The solder bump structure includes a contact pad 402 of an electronic device such as an IC chip 401. Preferably, the IC chip 401 is contained a flip chip package or a wafer level package. An opening is defined in one or more passivation layers 403 and 404 which expose a surface of the chip pad 402. Interposed between a solder bump 405 and the chip pad 402 are one or more intermediate layers 406 and 407. The intermediate layers 406 and 407 may be under bump metallurgy (UBM) layers. For example, the layer 406 may be a UBM adhesion layer made of Cr, Ni or TiW, and the layer 407 may be a wetting layer made of Cu, Ni or NiV. Also, an additional oxidation layer of Au may be provided.
  • The solder bump 405 is located over the intermediate layer 407. An example of the solder bump dimensions is 100×100 μm, and examples of a material constituting the solder bump include Sn, Pb, Ni, Au, Ag, Cu, Bi and alloys thereof. In addition, at least one metal projection 411 extends upwardly from a surface of the intermediate layer 407 and is embedded within the solder bump 405. In this embodiment, as shown in FIGS. 4(a) and 4(b), a plurality of metal projections 411 extend upwardly from the surface of the intermediate layer 407 and are embedded within the solder bump 405. Preferably, because of reflow of the solder material during fabrication, a melting point of a material of the solder bump 405 is less than a melting point of the metal projections 411. An example of the width of each projection 411 is about 5 to 70 μm, and examples of the material constituting the metal projections 411 include Ni, Cu, Pd, Pt and alloys thereof.
  • As best shown in FIG. 4(b), a cross-section of the plurality of projections 411 defines a regular mesh pattern in a plane parallel to the contact pad 402. Generally, any crack in the solder bump will tend to propagate horizontally through the bump material, and accordingly, the regular mesh pattern of metal projections 411 act as obstacles to crack propagation. These obstacles have the effect of increasing the crack resistance, and further lengthen the propagation path of any crack as it travels through the solder bump material, thus decreasing the likelihood device failure.
  • Many other patterns of metal projections 411, both regular and irregular, may be adopted, such as off-set parallel rows of projections or concentric sets of patterns. In addition, the individual projections 411 may have cross-sections which differ from the generally square cross-sections of FIG. 4(b), such as elliptical cross-sections, polygonal cross-sections, and combinations thereof. Moreover, a single contiguous projection may be provided, for example in the shape of a spiral or zig-zag pattern. Finally, the invention is not limited to the columnar projections 411 having vertical sidewalls as illustrated in FIG. 4(a). For example, projections with oblique or notched sidewalls may be formed instead. Also, projections having non-regular geometric shapes may be provided, such the dendrite structures described in a later embodiment.
  • A method for manufacturing a solder bump structure according to an embodiment of the invention will now be described with reference to FIGS. 5(a) through 5(i). At FIG. 5(a), an opening is defined in one or more passivation layers 503 and 504 which exposes a surface of a chip pad 502, typically made of aluminum. At least one intermediate layer 506 and 507 is formed over the passivation layers 503 and 504 and over the exposed surface of the chip pad 502. The intermediate layers 506 and 507 may be under bump metallurgy (UBM) layers. For example, the layer 506 may be a UBM adhesion layer made of Cr, Ni or TiW, and the layer 507 may be a wetting layer made of Cu, Ni or NiV. Also, an additional oxidation layer of Au may be provided as well.
  • Next, at FIG. 5(b), a photoresist 515 is patterned over the intermediate layer 507 so as to expose one or more surface portions of the intermediate layer 507. In this embodiment, a plurality of openings 516 in the photoresist 515 have a cross-section which defines a mesh pattern in a plane parallel to the contact pad.
  • Then, at FIG. 5(c), a metal 511 is deposited, for example by electroplating, so as to fill the openings to a given height. Examples of the metal 511 include Ni, Cu, Pd, Pt and alloys thereof. The photoresist 515 is then removed, with the resultant structure having a plurality of metal projections 511 extending upward from the surface of the intermediate layer 507 as shown in FIG. 5(d).
  • Next, as shown in FIG. 5(e), another photoresist 517 is patterned which has an opening 518 that exposes the intermediate layer 507 and the metal projections 511. The opening 518 defines a solder bump region. Then, at FIG. 5(f), a solder material 505 is deposited so as to fill the openings 518 to a given height. Examples of the solder material 505 include Sn, Pb, Ni, Au, Ag, Cu, Bi and alloys thereof. The photoresist 517 is then removed, with the resultant structure having the plurality of metal projections 511 extending upwardly from the surface of the intermediate layer 507 and embedded within the solder material 505 as shown in FIG. 5(g).
  • Then, at FIG. 5(h), using the solder material 505 as a mask, an etching process is conducted for the purpose of removing the intermediate (UBM) layers 506 and 507 outside a region of the solder bump structure. This etching is carried out in the case where the UBM layers extend continuously between adjacent solder bumps. Finally, at FIG. 5(i), the solder bump material 505 is heated at or above its melting point such that the solder bump material 505 is reflowed into a globe-shape configuration.
  • A method for manufacturing a solder bump structure according to another embodiment of the invention will now be described with reference to FIGS. 6(a) through 6(g). At FIG. 6(a), an opening is defined in one or more passivation layers 603 and 604 which exposes a surface of a chip pad 602, typically made of aluminum. At least one intermediate layer 606 and 607 is formed over the passivation layers 603 and 604 and over the exposed surface of the chip pad 602. The intermediate layers 606 and 607 may be under bump metallurgy (UBM) layers. For example, the layer 606 may be a UBM adhesion layer made of Cr, Ni or TiW, and the layer 607 may be a wetting layer made of Cu, Ni or NiV. Also, an additional oxidation layer of Au may be provided as well.
  • Next, at FIG. 6(b), a photoresist 615 is patterned over the intermediate layer 607 so as to expose one or more surface portions of the intermediate layer 607. In this embodiment, a plurality of openings 616 in the photoresist 615 have a cross-section which defines a mesh pattern in a plane parallel to the contact pad.
  • Then, at FIG. 6(c), a metal 611 is deposited, for example by electroplating, so as to fill the openings to a given height. Examples of the metal 611 include Ni, Cu, Pd, Pt and alloys thereof.
  • Next, at FIG. 6(d), a solder bump material 605 is deposited so as to fill the openings 616 in the photoresist. Examples of the solder material 605 include Sn, Pb, Ni, Au, Ag, Cu, Bi and alloys thereof. The photoresist 617 is then removed, with the resultant structure having a plurality of stacked structures, each of the stacked structures including a metal projection 611 and a portion of a the solder bump material 605 as shown in FIG. 6(e).
  • Then, at FIG. 6(f), using the solder bump material 605 and the metal projections 611 as a mask, an etching process is conducted for the purpose of removing the intermediate (UBM) layers 606 and 607 from outside the solder bump region and from between the stacked structures of the solder bump material 605 and the metal projections 611. This etching is carried out in the case where the UBM layers extend continuously between adjacent solder bumps. Finally, at FIG. 6(g), the solder bump material 605 is heated at or above its melting point such that the solder bump material 605 is reflowed into a globe-shape configuration.
  • Another embodiment of the present invention will now be described with reference to FIGS. 7(a), 7(b), 8(a) and 8(b). This embodiment is characterized by metal projections which are formed of dendrite structures instead of the columnar structures of the previous embodiments. In particular, after deposition of the intermediate (UBM) layers, a photoresist is patterned having an opening which exposes a bump region of the intermediate layers. Then dendrite crystal structures are grown within the bump region. In this regard, reference is made to U.S. Pat. No. 5,185,073, entitled “Method Of Fabricating Nendritic Materials”, which is incorporated herein by reference, and which describes techniques which may be used to form a dendrite structure within the bump region according to the present invention. Examples of materials of the dendrite structure of the present embodiment include Ni, Cu, Pd, Pt and alloys thereof.
  • After formation of the dendrite structure, the bump region is filled with a solder material so as to embed the dendrite structure within the solder material. Then, the photoresist is removed, the intermediate (UBM) layers are etched outside the bump region, and the solder material is reflowed to obtain the structure illustrated in FIG. 7(a), and in FIG. 7(b) which a cross-sectional view along line II-II′ in FIG. 7(a). In these figures, the solder bump structure includes a contact pad 702 of an electronic device such as an IC chip 701. An opening is defined in one or more passivation layers 703 and 704 which exposes a surface of the chip pad 702. Interposed between a solder bump 705 and the chip pad 702 are one or more intermediate layers 706 and 707, such as UBM layers. The solder bump 705 is located over the intermediate layer 707 and includes a metal dendrite structure 711 embedded therein. FIGS. 8(a) and 8(b) are photographs in a vertical cross-sectional plane of exemplary dendrite structures.
  • Any crack in the solder bump 705 will tend to propagate horizontally through the bump material, and in this case, the metal dendrite projections 711 act as obstacles to crack propagation. These obstacles have the effect of increasing the crack resistance, and further lengthen the propagation path of any crack as it travels through the solder bump material, thus decreasing the likelihood device failure.
  • In the drawings and specification, there have been disclosed typical preferred embodiments of this invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the present invention being set forth in the following claims.

Claims (9)

1-29. (canceled)
30. A solder bump structure, comprising:
a contact pad;
an intermediate layer located over the contact pad;
a solder bump located over the intermediate layer; and
at least one metal protrusion extending upwardly from a surface of the intermediate layer and embedded within the solder bump.
31. The solder bump structure of claim 30, comprising a plurality of metal protrusions extending upwardly from the surface of the intermediate layer and embedded within the solder bump.
32. The solder bump structure of claim 31, wherein a cross-section of the plurality of protrusions define a mesh pattern in a plane parallel to the contact pad.
33. The solder bump structure of claim 31, wherein the plurality of metal protrusions are dendrites grown on the surface of the intermediate layer.
34. The solder bump structure as claimed in claim 31, wherein a material of the metal is selected from the group consisting of Ni, Cu, Pd, Pt or alloys thereof.
35. The solder bump structure as claimed in claim 31, wherein a material of the solder bump is selected from the group consisting of Sn, Pb, Ni, Au, Ag, Cu, Bi or alloys thereof.
36. The solder bump structure as claimed in claim 31, wherein a melting point of a material of the solder bump is less than a melting point of the metal.
37. The solder bump structure as claimed in claim 31, wherein the contact pad is located on a semiconductor chip contained a flip chip package or a wafer level package.
US11/143,983 2003-01-10 2005-06-03 Solder bump structure and method for forming a solder bump Abandoned US20050208751A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/143,983 US20050208751A1 (en) 2003-01-10 2005-06-03 Solder bump structure and method for forming a solder bump

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/339,456 US6959856B2 (en) 2003-01-10 2003-01-10 Solder bump structure and method for forming a solder bump
US11/143,983 US20050208751A1 (en) 2003-01-10 2005-06-03 Solder bump structure and method for forming a solder bump

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/339,456 Division US6959856B2 (en) 2003-01-10 2003-01-10 Solder bump structure and method for forming a solder bump

Publications (1)

Publication Number Publication Date
US20050208751A1 true US20050208751A1 (en) 2005-09-22

Family

ID=32594813

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/339,456 Expired - Fee Related US6959856B2 (en) 2003-01-10 2003-01-10 Solder bump structure and method for forming a solder bump
US11/143,983 Abandoned US20050208751A1 (en) 2003-01-10 2005-06-03 Solder bump structure and method for forming a solder bump

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/339,456 Expired - Fee Related US6959856B2 (en) 2003-01-10 2003-01-10 Solder bump structure and method for forming a solder bump

Country Status (5)

Country Link
US (2) US6959856B2 (en)
JP (1) JP2004221524A (en)
KR (1) KR100509318B1 (en)
DE (1) DE10309502B4 (en)
TW (1) TWI237859B (en)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050090089A1 (en) * 2003-10-22 2005-04-28 Keum-Hee Ma Method for forming solder bump structure
US20050090090A1 (en) * 2003-10-24 2005-04-28 Kim Soon-Bum Method of fabricating ultra thin flip-chip package
US20060278984A1 (en) * 2005-06-10 2006-12-14 Nec Electronics Corporation Semiconductor device
US20070052099A1 (en) * 2005-09-02 2007-03-08 Martin Carroll Protective barrier layer for semiconductor device electrodes
US20080061434A1 (en) * 2006-09-11 2008-03-13 Samsung Electronics Co., Ltd. Substrate for semiconductor package and method of manufacturing the same
US20090085209A1 (en) * 2007-09-27 2009-04-02 Micron Technology, Inc. Semiconductor device with copper wirebond sites and methods of making same
US20090174069A1 (en) * 2008-01-04 2009-07-09 National Semiconductor Corporation I/o pad structure for enhancing solder joint reliability in integrated circuit devices
US20100013094A1 (en) * 2008-07-15 2010-01-21 Samsung Electronics Co., Ltd Semiconductor package and methods of manufacturing the same
US20100024213A1 (en) * 2006-05-31 2010-02-04 Francois Hebert Copper bonding method
US20110073900A1 (en) * 2009-09-25 2011-03-31 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing same
US20130069221A1 (en) * 2011-09-16 2013-03-21 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Conductive Protrusions Over Conductive Pillars or Bond Pads as Fixed Offset Vertical Interconnect Structures
US20160372437A1 (en) * 2014-06-26 2016-12-22 SK Hynix Inc. Semiconductor package
US9543490B2 (en) 2010-09-24 2017-01-10 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
CN107424971A (en) * 2016-04-29 2017-12-01 英飞凌科技股份有限公司 Feature based on cavity on chip carrier
US20180114763A1 (en) * 2016-08-05 2018-04-26 Nanya Technology Corporation Method for manufacturing a semiconductor structure
CN109727950A (en) * 2018-12-26 2019-05-07 中国电子科技集团公司第四十四研究所 A kind of integrated novel convex point structure and preparation method thereof of hybrid-type focal plane upside-down mounting
US10580929B2 (en) 2016-03-30 2020-03-03 Seoul Viosys Co., Ltd. UV light emitting diode package and light emitting diode module having the same

Families Citing this family (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI313507B (en) 2002-10-25 2009-08-11 Megica Corporatio Method for assembling chips
TWI245402B (en) * 2002-01-07 2005-12-11 Megic Corp Rod soldering structure and manufacturing process thereof
US20050026416A1 (en) * 2003-07-31 2005-02-03 International Business Machines Corporation Encapsulated pin structure for improved reliability of wafer
TWI239620B (en) * 2003-09-05 2005-09-11 Advanced Semiconductor Eng Method for forming ball pads of ball grid array package substrate
KR100568006B1 (en) * 2003-12-12 2006-04-07 삼성전자주식회사 Forming Method for Concave Solder Bump Structure of Flip Chip Package
CN1635634A (en) * 2003-12-30 2005-07-06 中芯国际集成电路制造(上海)有限公司 Method and apparatus for producing welding pad for chip level packaging
FR2866753B1 (en) * 2004-02-25 2006-06-09 Commissariat Energie Atomique MICROELECTRONIC INTERCONNECTION DEVICE WITH LOCALIZED CONDUCTIVE RODS
US7465654B2 (en) * 2004-07-09 2008-12-16 Megica Corporation Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures
US7452803B2 (en) * 2004-08-12 2008-11-18 Megica Corporation Method for fabricating chip structure
US7170187B2 (en) * 2004-08-31 2007-01-30 International Business Machines Corporation Low stress conductive polymer bump
US20060056680A1 (en) * 2004-09-13 2006-03-16 Sandy Stutsman 3D volume construction from DICOM data
US7547969B2 (en) 2004-10-29 2009-06-16 Megica Corporation Semiconductor chip with passivation layer comprising metal interconnect and contact pads
US8294279B2 (en) 2005-01-25 2012-10-23 Megica Corporation Chip package with dam bar restricting flow of underfill
DE102005009358B4 (en) * 2005-03-01 2021-02-04 Snaptrack, Inc. Solderable Contact and Method of Manufacture
US20060211167A1 (en) * 2005-03-18 2006-09-21 International Business Machines Corporation Methods and systems for improving microelectronic i/o current capabilities
CN100367464C (en) * 2005-03-28 2008-02-06 联华电子股份有限公司 Method for manufacturing metal coupling
TWI261330B (en) * 2005-05-06 2006-09-01 Via Tech Inc Contact structure on chip and package thereof
CN1901163B (en) 2005-07-22 2011-04-13 米辑电子股份有限公司 Method for fabricating a circuitry component by continuous electroplating and circuitry component structure
US20070045845A1 (en) * 2005-08-31 2007-03-01 Anand Lal Ball grid array interface structure and method
US8319343B2 (en) * 2005-09-21 2012-11-27 Agere Systems Llc Routing under bond pad for the replacement of an interconnect layer
KR101288790B1 (en) * 2005-09-27 2013-07-29 에이저 시스템즈 엘엘시 Solder bump structure for flip chip semiconductor devices and method of manufacture therefore
US7952206B2 (en) * 2005-09-27 2011-05-31 Agere Systems Inc. Solder bump structure for flip chip semiconductor devices and method of manufacture therefore
US7397121B2 (en) 2005-10-28 2008-07-08 Megica Corporation Semiconductor chip with post-passivation scheme formed over passivation layer
US8552560B2 (en) * 2005-11-18 2013-10-08 Lsi Corporation Alternate pad structures/passivation inegration schemes to reduce or eliminate IMC cracking in post wire bonded dies during Cu/Low-K BEOL processing
US7494924B2 (en) * 2006-03-06 2009-02-24 Freescale Semiconductor, Inc. Method for forming reinforced interconnects on a substrate
US7453154B2 (en) * 2006-03-29 2008-11-18 Delphi Technologies, Inc. Carbon nanotube via interconnect
US8063486B2 (en) * 2006-05-15 2011-11-22 Panasonic Corporation Circuit board, method for manufacturing the same, and semiconductor device
JP4354469B2 (en) * 2006-08-11 2009-10-28 シャープ株式会社 Semiconductor device and manufacturing method of semiconductor device
WO2008020392A2 (en) * 2006-08-17 2008-02-21 Nxp B.V. Semiconductor component and assembly with projecting electrode
CN101506973A (en) * 2006-08-17 2009-08-12 Nxp股份有限公司 Testing for correct undercutting of an electrode during an etching step
KR101328551B1 (en) * 2006-10-02 2013-11-13 삼성전자주식회사 Semiconductor devices
KR101309319B1 (en) * 2006-11-22 2013-09-13 삼성디스플레이 주식회사 Driving circuit, method of manufacturing thereof and liquid crystal display apparatus having the same
US7821132B2 (en) * 2007-06-05 2010-10-26 Xilinx, Inc. Contact pad and method of forming a contact pad for an integrated circuit
US7667335B2 (en) * 2007-09-20 2010-02-23 Stats Chippac, Ltd. Semiconductor package with passivation island for reducing stress on solder bumps
US8501612B2 (en) * 2007-09-20 2013-08-06 Semiconductor Components Industries, Llc Flip chip structure and method of manufacture
US20090091026A1 (en) * 2007-10-05 2009-04-09 Powertech Technology Inc. Stackable semiconductor package having plural pillars per pad
US7888257B2 (en) * 2007-10-10 2011-02-15 Agere Systems Inc. Integrated circuit package including wire bonds
US8183698B2 (en) * 2007-10-31 2012-05-22 Agere Systems Inc. Bond pad support structure for semiconductor device
EP2075834A1 (en) * 2007-12-28 2009-07-01 INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM vzw (IMEC) Solder bumps for flip chip bonding with higher density
DE102010005465B4 (en) * 2009-01-26 2014-11-20 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Electrical or electronic component and method for making a connection
KR20100087564A (en) * 2009-01-28 2010-08-05 삼성전자주식회사 Method for forming connection terminal
JP5432543B2 (en) * 2009-02-21 2014-03-05 新日本無線株式会社 Manufacturing method of semiconductor device
US7989356B2 (en) * 2009-03-24 2011-08-02 Stats Chippac, Ltd. Semiconductor device and method of forming enhanced UBM structure for improving solder joint reliability
KR101049083B1 (en) * 2009-04-10 2011-07-15 (주)실리콘화일 A unit pixel of an image sensor having a three-dimensional structure and a manufacturing method thereof
US9035459B2 (en) 2009-04-10 2015-05-19 International Business Machines Corporation Structures for improving current carrying capability of interconnects and methods of fabricating the same
JP2013030498A (en) * 2009-11-12 2013-02-07 Panasonic Corp Semiconductor device
JP5036840B2 (en) * 2010-03-25 2012-09-26 株式会社東芝 Light emitting element
US8294264B2 (en) * 2010-03-30 2012-10-23 Taiwan Semiconductor Manufacturing Company, Ltd. Radiate under-bump metallization structure for semiconductor devices
US8198699B1 (en) * 2010-04-19 2012-06-12 Altera Corporation Integrated circuit package with non-solder mask defined like pads
KR101709959B1 (en) 2010-11-17 2017-02-27 삼성전자주식회사 Bump structure, semiconductor package having the bump structure, and method of manufacturing the semiconductor package
US8492892B2 (en) 2010-12-08 2013-07-23 International Business Machines Corporation Solder bump connections
US9159686B2 (en) * 2012-01-24 2015-10-13 Taiwan Semiconductor Manufacturing Company, Ltd. Crack stopper on under-bump metallization layer
KR101936232B1 (en) * 2012-05-24 2019-01-08 삼성전자주식회사 Electrical interconnection structures and methods for fabricating the same
US9620468B2 (en) * 2012-11-08 2017-04-11 Tongfu Microelectronics Co., Ltd. Semiconductor packaging structure and method for forming the same
US9761549B2 (en) * 2012-11-08 2017-09-12 Tongfu Microelectronics Co., Ltd. Semiconductor device and fabrication method
JP2014154844A (en) * 2013-02-13 2014-08-25 Toshiba Corp Semiconductor device
US9768142B2 (en) 2013-07-17 2017-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming bonding structures
US9659891B2 (en) 2013-09-09 2017-05-23 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device having a boundary structure, a package on package structure, and a method of making
US9583470B2 (en) * 2013-12-19 2017-02-28 Intel Corporation Electronic device with solder pads including projections
US20150262920A1 (en) * 2014-03-17 2015-09-17 Texas Instruments Incorporated Integrated circuit package
EP2942815B1 (en) * 2014-05-08 2020-11-18 Nexperia B.V. Semiconductor device and manufacturing method
JP6476871B2 (en) * 2014-05-22 2019-03-06 株式会社村田製作所 Circuit board, power storage device, battery pack and electronic device
JP6864009B2 (en) * 2016-05-06 2021-04-21 スモルテク アクティエボラーグ Assembly platform
CN106180951B (en) * 2016-08-22 2019-02-22 京信通信技术(广州)有限公司 The more plane multiple spot in-phase point tin devices of various dimensions and point tin method
US10163827B1 (en) * 2017-11-14 2018-12-25 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure with protrusion structure
CN111613596B (en) * 2019-02-25 2022-01-14 中芯国际集成电路制造(上海)有限公司 Package structure and method for forming the same
US11721642B2 (en) 2021-06-17 2023-08-08 Nxp Usa, Inc. Semiconductor device package connector structure and method therefor
DE102021130307A1 (en) 2021-11-19 2023-05-25 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung SEMICONDUCTOR CHIP AND METHOD OF CONNECTING A SEMICONDUCTOR CHIP TO A LEAD CARRIER

Citations (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5185073A (en) * 1988-06-21 1993-02-09 International Business Machines Corporation Method of fabricating nendritic materials
US5431328A (en) * 1994-05-06 1995-07-11 Industrial Technology Research Institute Composite bump flip chip bonding
US5674326A (en) * 1994-09-21 1997-10-07 Motorola, Inc. Solder paste
US5759046A (en) * 1996-12-30 1998-06-02 International Business Machines Corporation Dendritic interconnection system
US5813870A (en) * 1996-07-12 1998-09-29 International Business Machines Corporation Selectively filled adhesives for semiconductor chip interconnection and encapsulation
US5837119A (en) * 1995-03-31 1998-11-17 International Business Machines Corporation Methods of fabricating dendritic powder materials for high conductivity paste applications
US5906312A (en) * 1994-12-02 1999-05-25 Franunhofer-Gesellschaft Zur Foerde-Rung Der Angwandten Forschung E.V. Solder bump for flip chip assembly and method of its fabrication
US5914536A (en) * 1995-07-07 1999-06-22 Kabushiki Kaisha Toshiba Semiconductor device and soldering portion inspecting method therefor
US5958590A (en) * 1995-03-31 1999-09-28 International Business Machines Corporation Dendritic powder materials for high conductivity paste applications
US6028357A (en) * 1996-03-28 2000-02-22 Nec Corporation Semiconductor device with a solder bump over a pillar form
US6043150A (en) * 1996-11-08 2000-03-28 International Business Machines Corporation Method for uniform plating of dendrites
US6088236A (en) * 1993-01-28 2000-07-11 Matsushita Electric Industrial Co., Ltd. Semiconductor device having a bump having a rugged side
US6181569B1 (en) * 1999-06-07 2001-01-30 Kishore K. Chakravorty Low cost chip size package and method of fabricating the same
US6235552B1 (en) * 1999-07-09 2001-05-22 Samsung Electronics Co., Ltd. Chip scale package and method for manufacturing the same using a redistribution substrate
US20010011777A1 (en) * 2000-02-09 2001-08-09 Hideki Kano Semiconductor device using a BGA package and method of producing the same
US6291897B1 (en) * 1997-03-26 2001-09-18 Micron Technology, Inc. Carriers including projected contact structures for engaging bumped semiconductor devices
US6297562B1 (en) * 1999-09-20 2001-10-02 Telefonaktieboalget Lm Ericsson (Publ) Semiconductive chip having a bond pad located on an active device
US20010045668A1 (en) * 1999-02-04 2001-11-29 Fu-Tai Liou Plug structure
US6384343B1 (en) * 1999-12-03 2002-05-07 Nec Corporation Semiconductor device
US20020053467A1 (en) * 2000-09-13 2002-05-09 Uta Gebauer Electronic component with external connection elements
US6456879B1 (en) * 2000-05-15 2002-09-24 Pacesetter, Inc. Method and device for optimally altering stimulation energy to maintain capture of cardiac tissue
US6472608B2 (en) * 2000-02-18 2002-10-29 Nec Corporation Semiconductor device
US6495916B1 (en) * 1999-04-06 2002-12-17 Oki Electric Industry Co., Ltd. Resin-encapsulated semiconductor device
US6570396B1 (en) * 2000-11-24 2003-05-27 Kulicke & Soffa Investment, Inc. Interface structure for contacting probe beams
US6638638B2 (en) * 2001-09-18 2003-10-28 Samsung Electronics Co., Ltd. Hollow solder structure having improved reliability and method of manufacturing same
US6696757B2 (en) * 2002-06-24 2004-02-24 Texas Instruments Incorporated Contact structure for reliable metallic interconnection

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0513418A (en) * 1991-07-04 1993-01-22 Mitsubishi Electric Corp Semiconductor device and manufacture thereof
JPH0547768A (en) * 1991-08-14 1993-02-26 Toshiba Corp Method of forming bump
JP2725501B2 (en) * 1991-10-31 1998-03-11 日本電気株式会社 Solder bump structure and forming method
JPH05182973A (en) 1992-01-07 1993-07-23 Fujitsu Ltd Manufacture of semiconductor device
JPH05259166A (en) 1992-03-13 1993-10-08 Hitachi Ltd Dendrite bump and its manufacturing method
JPH07142488A (en) 1993-11-15 1995-06-02 Nec Corp Bump structure, formation thereof and flip-chip mounting structure
JP2780631B2 (en) * 1994-03-09 1998-07-30 日本電気株式会社 Electronic component connection structure and method of manufacturing the same
JPH07335648A (en) * 1994-06-09 1995-12-22 Citizen Watch Co Ltd Bump electrode of semiconductor device
US5758046A (en) * 1995-12-01 1998-05-26 Lucas Digital, Ltd. Method and apparatus for creating lifelike digital representations of hair and other fine-grained images
JPH09205096A (en) 1996-01-24 1997-08-05 Toshiba Corp Semiconductor element and fabrication method thereof, semiconductor device and fabrication method thereof
JPH10125685A (en) * 1996-10-16 1998-05-15 Casio Comput Co Ltd Protruding electrode and its forming method
JPH11111885A (en) * 1997-10-07 1999-04-23 Sony Corp Semiconductor device and its fabrication
JP2000091371A (en) * 1998-09-11 2000-03-31 Seiko Epson Corp Semiconductor device and its manufacture
JP4011214B2 (en) * 1998-11-13 2007-11-21 富士通株式会社 Semiconductor device and joining method using solder
JP2000164617A (en) 1998-11-25 2000-06-16 Sanyo Electric Co Ltd Chip-sized package and its manufacture
US6638847B1 (en) 2000-04-19 2003-10-28 Advanced Interconnect Technology Ltd. Method of forming lead-free bump interconnections
JP2002151534A (en) 2000-11-08 2002-05-24 Mitsubishi Electric Corp Method for forming electrode and semiconductor device and substrate for use therein
DE10157205A1 (en) 2001-11-22 2003-06-12 Fraunhofer Ges Forschung Formation of raised bump contacts with additional elevations includes depositing bump, masking it and making further defined deposits on bump, then removing mask

Patent Citations (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5185073A (en) * 1988-06-21 1993-02-09 International Business Machines Corporation Method of fabricating nendritic materials
US6088236A (en) * 1993-01-28 2000-07-11 Matsushita Electric Industrial Co., Ltd. Semiconductor device having a bump having a rugged side
US5431328A (en) * 1994-05-06 1995-07-11 Industrial Technology Research Institute Composite bump flip chip bonding
US5674326A (en) * 1994-09-21 1997-10-07 Motorola, Inc. Solder paste
US5906312A (en) * 1994-12-02 1999-05-25 Franunhofer-Gesellschaft Zur Foerde-Rung Der Angwandten Forschung E.V. Solder bump for flip chip assembly and method of its fabrication
US5837119A (en) * 1995-03-31 1998-11-17 International Business Machines Corporation Methods of fabricating dendritic powder materials for high conductivity paste applications
US5958590A (en) * 1995-03-31 1999-09-28 International Business Machines Corporation Dendritic powder materials for high conductivity paste applications
US5914536A (en) * 1995-07-07 1999-06-22 Kabushiki Kaisha Toshiba Semiconductor device and soldering portion inspecting method therefor
US6028357A (en) * 1996-03-28 2000-02-22 Nec Corporation Semiconductor device with a solder bump over a pillar form
US5813870A (en) * 1996-07-12 1998-09-29 International Business Machines Corporation Selectively filled adhesives for semiconductor chip interconnection and encapsulation
US6043150A (en) * 1996-11-08 2000-03-28 International Business Machines Corporation Method for uniform plating of dendrites
US5759046A (en) * 1996-12-30 1998-06-02 International Business Machines Corporation Dendritic interconnection system
US20010054771A1 (en) * 1997-03-26 2001-12-27 Wark James M. Method for making projected contact structures for engaging bumped semiconductor devices
US6291897B1 (en) * 1997-03-26 2001-09-18 Micron Technology, Inc. Carriers including projected contact structures for engaging bumped semiconductor devices
US20010045668A1 (en) * 1999-02-04 2001-11-29 Fu-Tai Liou Plug structure
US6495916B1 (en) * 1999-04-06 2002-12-17 Oki Electric Industry Co., Ltd. Resin-encapsulated semiconductor device
US6181569B1 (en) * 1999-06-07 2001-01-30 Kishore K. Chakravorty Low cost chip size package and method of fabricating the same
US6235552B1 (en) * 1999-07-09 2001-05-22 Samsung Electronics Co., Ltd. Chip scale package and method for manufacturing the same using a redistribution substrate
US6297562B1 (en) * 1999-09-20 2001-10-02 Telefonaktieboalget Lm Ericsson (Publ) Semiconductive chip having a bond pad located on an active device
US6384343B1 (en) * 1999-12-03 2002-05-07 Nec Corporation Semiconductor device
US20010011777A1 (en) * 2000-02-09 2001-08-09 Hideki Kano Semiconductor device using a BGA package and method of producing the same
US6472608B2 (en) * 2000-02-18 2002-10-29 Nec Corporation Semiconductor device
US6456879B1 (en) * 2000-05-15 2002-09-24 Pacesetter, Inc. Method and device for optimally altering stimulation energy to maintain capture of cardiac tissue
US20020053467A1 (en) * 2000-09-13 2002-05-09 Uta Gebauer Electronic component with external connection elements
US6570396B1 (en) * 2000-11-24 2003-05-27 Kulicke & Soffa Investment, Inc. Interface structure for contacting probe beams
US6638638B2 (en) * 2001-09-18 2003-10-28 Samsung Electronics Co., Ltd. Hollow solder structure having improved reliability and method of manufacturing same
US6696757B2 (en) * 2002-06-24 2004-02-24 Texas Instruments Incorporated Contact structure for reliable metallic interconnection

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050090089A1 (en) * 2003-10-22 2005-04-28 Keum-Hee Ma Method for forming solder bump structure
US7300864B2 (en) * 2003-10-22 2007-11-27 Samsung Electronics Co., Ltd. Method for forming solder bump structure
US20070200251A1 (en) * 2003-10-24 2007-08-30 Samsung Electronics Co., Ltd. Method of fabricating ultra thin flip-chip package
US20050090090A1 (en) * 2003-10-24 2005-04-28 Kim Soon-Bum Method of fabricating ultra thin flip-chip package
US7214604B2 (en) * 2003-10-24 2007-05-08 Samsung Electronics Co., Ltd. Method of fabricating ultra thin flip-chip package
US7663201B2 (en) * 2005-06-10 2010-02-16 Nec Electronics Corporation Semiconductor device with a diffusion barrier film having a spacing for stress relief of solder bump
US20060278984A1 (en) * 2005-06-10 2006-12-14 Nec Electronics Corporation Semiconductor device
US8125083B2 (en) * 2005-09-02 2012-02-28 International Rectifier Corporation Protective barrier layer for semiconductor device electrodes
US20070052099A1 (en) * 2005-09-02 2007-03-08 Martin Carroll Protective barrier layer for semiconductor device electrodes
US8148256B2 (en) * 2006-05-31 2012-04-03 Alpha And Omega Semiconductor Incorporated Copper bonding method
US20100024213A1 (en) * 2006-05-31 2010-02-04 Francois Hebert Copper bonding method
US8753972B2 (en) * 2006-05-31 2014-06-17 Alpha And Omega Semiconductor Incorporated Copper bonding compatible bond pad structure and method
US20120064711A1 (en) * 2006-05-31 2012-03-15 Hebert Francois Copper bonding compatible bond pad structure and method
US20080061434A1 (en) * 2006-09-11 2008-03-13 Samsung Electronics Co., Ltd. Substrate for semiconductor package and method of manufacturing the same
US9054099B2 (en) 2007-09-27 2015-06-09 Micron Technology, Inc. Semiconductor device with copper wirebond sites and methods of making same
US20090085209A1 (en) * 2007-09-27 2009-04-02 Micron Technology, Inc. Semiconductor device with copper wirebond sites and methods of making same
US7939949B2 (en) * 2007-09-27 2011-05-10 Micron Technology, Inc. Semiconductor device with copper wirebond sites and methods of making same
US20110212578A1 (en) * 2007-09-27 2011-09-01 Micron Technology, Inc. Semiconductor device with copper wirebond sites and methods of making same
US8569161B2 (en) * 2007-09-27 2013-10-29 Micron Technology, Inc. Semiconductor device with copper wirebond sites and methods of making same
US20090174069A1 (en) * 2008-01-04 2009-07-09 National Semiconductor Corporation I/o pad structure for enhancing solder joint reliability in integrated circuit devices
US20100013094A1 (en) * 2008-07-15 2010-01-21 Samsung Electronics Co., Ltd Semiconductor package and methods of manufacturing the same
US8129840B2 (en) * 2008-07-15 2012-03-06 Samsung Electronics Co., Ltd. Semiconductor package and methods of manufacturing the same
US8319246B2 (en) 2009-09-25 2012-11-27 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing same
US20110073900A1 (en) * 2009-09-25 2011-03-31 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing same
US9882102B2 (en) 2010-09-24 2018-01-30 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode and wafer-level light emitting diode package
US9543490B2 (en) 2010-09-24 2017-01-10 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
US10892386B2 (en) 2010-09-24 2021-01-12 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
US10069048B2 (en) 2010-09-24 2018-09-04 Seoul Viosys Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
US10879437B2 (en) 2010-09-24 2020-12-29 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
US9230933B2 (en) * 2011-09-16 2016-01-05 STATS ChipPAC, Ltd Semiconductor device and method of forming conductive protrusion over conductive pillars or bond pads as fixed offset vertical interconnect structure
US20130069221A1 (en) * 2011-09-16 2013-03-21 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Conductive Protrusions Over Conductive Pillars or Bond Pads as Fixed Offset Vertical Interconnect Structures
US20160372437A1 (en) * 2014-06-26 2016-12-22 SK Hynix Inc. Semiconductor package
US10580929B2 (en) 2016-03-30 2020-03-03 Seoul Viosys Co., Ltd. UV light emitting diode package and light emitting diode module having the same
CN107424971A (en) * 2016-04-29 2017-12-01 英飞凌科技股份有限公司 Feature based on cavity on chip carrier
US10141275B2 (en) * 2016-08-05 2018-11-27 Nanya Technology Corporation Method for manufacturing a semiconductor structure
US20180114763A1 (en) * 2016-08-05 2018-04-26 Nanya Technology Corporation Method for manufacturing a semiconductor structure
CN109727950A (en) * 2018-12-26 2019-05-07 中国电子科技集团公司第四十四研究所 A kind of integrated novel convex point structure and preparation method thereof of hybrid-type focal plane upside-down mounting
CN109727950B (en) * 2018-12-26 2020-12-04 中国电子科技集团公司第四十四研究所 Hybrid focal plane flip-chip integration bump structure and manufacturing method thereof

Also Published As

Publication number Publication date
US6959856B2 (en) 2005-11-01
TW200412635A (en) 2004-07-16
JP2004221524A (en) 2004-08-05
DE10309502A1 (en) 2004-07-22
DE10309502B4 (en) 2009-01-02
KR20040064578A (en) 2004-07-19
US20040134974A1 (en) 2004-07-15
TWI237859B (en) 2005-08-11
KR100509318B1 (en) 2005-08-22

Similar Documents

Publication Publication Date Title
US6959856B2 (en) Solder bump structure and method for forming a solder bump
US7015590B2 (en) Reinforced solder bump structure and method for forming a reinforced solder bump
US7462942B2 (en) Die pillar structures and a method of their formation
US6417089B1 (en) Method of forming solder bumps with reduced undercutting of under bump metallurgy (UBM)
US7271483B2 (en) Bump structure of semiconductor package and method for fabricating the same
US6756671B2 (en) Microelectronic device with a redistribution layer having a step shaped portion and method of making the same
US6656827B1 (en) Electrical performance enhanced wafer level chip scale package with ground
JP5664392B2 (en) Semiconductor device, method for manufacturing semiconductor device, and method for manufacturing wiring board
KR100568006B1 (en) Forming Method for Concave Solder Bump Structure of Flip Chip Package
US9331042B2 (en) Semiconductor device manufacturing method and semiconductor device
US20070200251A1 (en) Method of fabricating ultra thin flip-chip package
US20030129822A1 (en) Cylindrical bonding structure and method of manufacture
US7884471B2 (en) Solder bump and related intermediate structure having primary and secondary portions and method of manufacturing same
US20060186519A1 (en) Semiconductor device and unit equipped with the same
US7300864B2 (en) Method for forming solder bump structure
US20060087039A1 (en) Ubm structure for improving reliability and performance
US20050009289A1 (en) Aluminum cap with electroless nickel/immersion gold
US20090266480A1 (en) Process for Preparing a Solder Stand-Off
KR100691000B1 (en) Method for fabricating wafer level package
US20240113060A1 (en) Heterogeneous solder bump structure
JPH11186309A (en) Semiconductor device and manufacture of the semiconductor device
JP2008028109A (en) Semiconductor device and manufacturing method therefor
JP3967999B2 (en) Flip chip type IC manufacturing method
JP2004071944A (en) Electronic device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION