US20050194169A1 - Periodic interleaved star with vias electromagnetic bandgap structure for microstrip and flip chip on board applications - Google Patents
Periodic interleaved star with vias electromagnetic bandgap structure for microstrip and flip chip on board applications Download PDFInfo
- Publication number
- US20050194169A1 US20050194169A1 US10/800,173 US80017304A US2005194169A1 US 20050194169 A1 US20050194169 A1 US 20050194169A1 US 80017304 A US80017304 A US 80017304A US 2005194169 A1 US2005194169 A1 US 2005194169A1
- Authority
- US
- United States
- Prior art keywords
- stars
- center section
- substrate
- hybrid
- sides
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P1/00—Auxiliary devices
- H01P1/20—Frequency-selective devices, e.g. filters
- H01P1/2005—Electromagnetic photonic bandgaps [EPB], or photonic bandgaps [PBG]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P1/00—Auxiliary devices
- H01P1/16—Auxiliary devices for mode selection, e.g. mode suppression or mode promotion; for mode conversion
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0236—Electromagnetic band-gap structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/07—Electric details
- H05K2201/0707—Shielding
- H05K2201/0715—Shielding provided by an outer layer of PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/09336—Signal conductors in same plane as power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09681—Mesh conductors, e.g. as a ground plane
Definitions
- This invention is in the field of cross-talk suppression in a hybrid assembly at microwave frequencies.
- MMIC Monolithic Integrated Circuits
- active devices such as field effect transistors and bipolar transistors
- passive elements such as capacitors, thin film/bulk resistors, and inductors integrated on a single semi-insulating substrate, such as Gallium Arsenide.
- Hybrid technology relates to methods used for interconnecting a plurality of separate semiconductor structures, such as MMICs, to a host substrate, in single, or multi-layer configurations.
- inter-connections between the semiconductor structures is sometimes along the surface of the host substrate. These interconnections are frequently made using metallized paths connected to bumps (soft solder, or hard plated bumps). These bumps, located on the surface of the substrate, engage conductive pads on the semiconductor structures thus forming conductive, interconnecting paths between the host substrate and the semiconductor structures.
- the bumps are used as a substitute in place of wire bonds for connections.
- the advantage of bumps over wire bonds include the elimination of wafer backside processing steps such as wafer thinning, via formation, and metal deposition.
- Another advantage to using surface bumps for interconnection purposes is the lower thermal resistance between the semiconductor structures and the host substrate.
- the lower thermal resistance of the bump connection is due to the relatively large surface area of contact between the host substrate and the semiconductor structures. Heat transfer is also facilitated by the large diameter and short length of the bump, as compared to a wire interconnect.
- both the bump and the wire are made of thermally conductive metal, the favorable aspect ratio of the bump and wider surface area present a lower thermal resistance as compared to a typically thin, long wire bond.
- the lower thermal path presented by the bump facilitates the conduction of heat away from the semiconductor structures, allowing higher power density for the semiconductor/substrate hybrid assembly, especially when using thermal bumps directly under heat sources. The higher power density allows higher performance for the hybrid.
- bumps for interconnect purposes are the elimination of parasitic effects such as capacitance, inductance and radio emissions present with wire bonds and vias.
- the thin, long wire bonds, and the vias traversing the thickness of the substrate can be considered as antennas for the emission of electromagnetic interference.
- the same wires and vias present capacitance to adjacent structures, as well as an inductance to the signals transmitted by the wires.
- bumps are their lower cost and higher reliability. Typically bump type connections can be efficiently completed using a single epoxy cure/solder reflow die-attach process. This presents fewer steps during manufacture as compared to wire bond techniques. With bump interconnect, there are no mechanical wire connections to shake loose, be intermittent or fail due to thermal cycling.
- bumps are advantageous as compared to wire inter-connections, their presence between a semiconductor structure and a host substrate presents unique electromagnetic resonance and emission packaging problems.
- a particular difficulty introduced by the semiconductor structure mounted on the host substrate is the potential formation of electromagnetic boundaries which support unwanted, parallel plate, waveguide like (surface modes) of energy propagation. Such unwanted modes can propagate near the surface of the host substrate causing degradation in semiconductor performance because of signal interference.
- the degradation in semiconductor performance are caused by unwanted signal transfer among semiconductor structure inputs and outputs, affecting gain and phase response, loss of isolation between adjacent paths in multiple path/multiple channel circuit applications, and circuit instability. These negative effects are due to the introduction of unwanted coupling or feedback paths.
- GaAs Gallium Arsenide
- Another approach described in the parent application to reduce surface modes is to tessellate the area of the substrate located in the proximity of the semiconductor structures with multiple layers of EBG regular polygons.
- the limitation here is that a plurality of of EBG layers may have to be used to achieve the level of attenuation desired.
- a hybrid assembly comprising a single electromagnetic band gap (EBG) layer on a substrate having an upper surface and a lower surface and a semiconductor structure (MMIC) mounted above the EBG layer.
- the hybrid operates typically at microwave operating frequencies.
- Conductive paths are etched on the upper surface for conducting high frequency signals along the upper surface of the substrate.
- a plurality of stars made of an EBG material, forming the EBG layer, are preferably printed, or deposited, on the upper surface.
- the EBG material has slow wave characteristics.
- the plurality of stars tessellates the upper surface between the conductive paths, generally in an area below the semiconductor structures.
- Each of the stars has a center section formed from a regular polygon, the center section having projections extending from the center section.
- the projections and the center section form a periphery.
- the periphery engages adjacent stars along the periphery.
- Stars are separated from adjacent stars by an interspace.
- the interspace is preferably constant along the periphery.
- Stars are also separated by a distance from the conductive paths.
- Each of the stars is connected to a conductive via, in turn connected to ground potential.
- the lower surface is covered with a conductive layer at ground potential. This conductive layer is electrically continuous with vias used to interconnect all stars forming the EBG layer.
- FIG. 1 is a typical configuration of the prior art where a semiconductor structure is mounted on a substrate using bumps for inter connection means;
- FIG. 2 is a typical configuration of the prior art where a redundant bump is used to minimize the undesired propagation of surface waves along an upper surface of a host substrate;
- FIG. 3 is a typical configuration described in the parent application using EBG layers for minimizing undesired propagation of surface waves, where regular polygons tessellate an upper surface of a substrate located under a semiconductor structure;
- FIG. 4 is a top view of the interleaving star structure used in this invention.
- FIG. 5 shows the top view of the interleaving of a plurality of stars of the present invention to tessellate an upper surface of a substrate
- FIG. 6 is a cross section of an exemplary configuration of a hybrid of the present invention having EBG stars of FIGS. 4 and 5 used to tessellate the upper surface of a substrate for minimizing undesired propagation of surface waves.
- the present invention describes an apparatus and method for improved cross talk suppression in a hybrid assembly by incorporating a single layer made of electromagnetic band-gap (EBG) stars on a hybrid substrate such as, for example, alumina, LTCC (low temperature co-fired ceramic) as well as HTCC (high temperature co-fired ceramic).
- ESG electromagnetic band-gap
- the EBG stars reduce the cross talk induced by undesired surface/waveguide modes at high operating frequencies (10 to 20 Ghz) between input/output and power (or ground) pins on the operation of the hybrid.
- FIG. 1 is a typical configuration of a hybrid of the prior art where a semiconductor structure 103 is mounted on the upper surface 111 of a host substrate 101 using bumps 105 , 107 and 109 for inter-connection means.
- Substrate 101 has an upper metalization layer deposited on upper surface 111 of substrate 101 .
- Conductive paths 113 and 115 are etched from a metalization layer, and interconnect bumps 105 , 107 and 109 to their respective signal, ground or power sources.
- bumps 105 , 107 , and 109 form a continuous electrical path with pads (not shown) located on semiconductor structure 103 , thus proving a path for conductively transferring the signal, ground or power from pads 105 , 107 and 109 to specific locations within semiconductor structure 103 .
- An example of a semiconductor structure is a Monolithic Integrated Circuit, MMIC.
- the MMIC typically may comprise semiconductors, capacitors and resistors, as is well known in the art.
- FIG. 2 shows a means of the prior art used to minimize undesired surface (waveguide mode) propagation of signals from bump 105 to bump 107 .
- bump 202 has been introduced between bump 105 and 107 to avoid or minimize undesired propagation of electromagnetic energy via surface/waveguide modes from bump 105 to bump 107 .
- Bump 202 is grounded, and effectively reduces the space between bump 107 and bump 105 , thereby attenuating surface/waveguide mode energy that may reach bump 105 from bump 107 .
- the introduction of bump 202 while minimizing unwanted electromagnetic energy transfer from bump 105 to bump 107 , forces an increase in the surface area of substrate 101 as well as the physical dimensions of semiconductor structure 103 . This increases costs and, because of increased size, further exposes semiconductor structure 103 to the reception of other, interfering electromagnetic energy.
- bump 202 does little to alleviate cross talk effects to bump 109 .
- FIG. 3 shows an improvement over FIG. 2 as described in the parent application.
- a periodic electromagnetic band-gap, EBG sometimes referred to as photonic bandgap, PBG
- lattice structure made of hexagons (regular polygons) exhibiting stopband and slow wave characteristics tessellates upper surface 111 of substrate 101 between signal bumps such as 105 , 107 and 109 .
- the hexagons are at a distance from and electrically separate from signal bumps such as, for example, 105 , 107 and 109 .
- EBG lattice structures are used to minimize the propagation of electromagnetic energy using surface/waveguide modes in a specific frequency band of operation.
- a plurality of hexagonal elements 301 form single layer EBG lattice structure 303 , generally printed on substrate 101 .
- Undesired signals traveling from bump 107 towards bump 105 now encounter the effects of the EBG lattice 303 and are attenuated.
- the thickness of lattice structure 303 shown as t, is, for example, in the order of 1 to 3 mils, depending on the type of ink used to print the lattice structure 303 onto substrate 101 , the frequency band to be attenuated, physical dimensions of the semiconductor structure 103 .
- Each periodic element, or polygon of EBG layer 303 is connected to ground plane 307 using a via.
- via 309 connects polygon 311 , part of EBG layer 303 to ground plane 307 .
- FIG. 4 shows the structure of star EBG elements of the present invention used to provide additional attenuation for surface waves using a single EBG layer.
- Star 400 interleaves with star 402 as well as partially shown star 406 .
- Star 402 also interleaves with partially shown star 404 .
- the stars are interleaved with an interspace I between their respective peripheries.
- Stars 400 , 402 , 404 and 406 form a window 418 between their respective peripheries. This window 418 is used to accommodate vias passing through the plane of stars 400 , 402 , 404 and 406 .
- Star 402 has a center via 422 traversing the substrate and connecting to ground potential as shown in FIG. 6 .
- star 400 has a center via 420 traversing the substrate and connecting star 400 to ground potential.
- a plurality of stars such as 400 and 402 are made of an electromagnetic band gap material on upper surface 111 , the electromagnetic band gap material having slow wave characteristics.
- the plurality of stars tessellate upper surface 111 between conductive paths.
- Each of stars such as 400 and 402 have a center section formed from a regular polygon.
- the center section has projections extending from the center section.
- the projections on the center section form a periphery.
- the periphery of each star engages the periphery of adjacent stars along their respective peripheries.
- the peripheries of adjacent stars are separated from each other by an interspace I.
- the polygon for example a square 408 in FIG. 4 , is surrounded by projections, such as four smaller squares, 410 , 412 , 414 , and 416 . If the dimension of the side of square 408 is S, then the dimension of the side of the smaller squares 410 , 412 , 414 , and 416 is approximately S/2. The four smaller squares 410 , 412 , 414 , and 416 are centered with respect to the corners of the large square 408 .
- the centers of stars tessellating upper surface 111 are regularly positioned on an approximate staggered rectangular grid of dimension 5S/4 by 5S/4, with a stagger of S/2, as detailed in FIG. 5 .
- Interspace I can be accommodated by reducing the side S of the large square 15408 forming star 400 , increasing the distance between the center of stars 400 and 402 , or both. Also the size of smaller squares needs to be reduced to allow for interspace I as shown.
- the width of interspace I is meant to be constant over the peripheries of all stars. I is chosen to be compatible with the operating band of the hybrid, the degree of attenuation desired, and the type of EBG material used. Typically, I will become smaller as the frequency of operation of the hybrid increases.
- the tessellation of stars shown in FIG. 5 is separated by a distance D from conductive paths such as conductive path 502 and conductive path 504 .
- the distance D separates star 400 from the vertical surface of bump 608 and its associated conductive path, not shown.
- Each of the stars is connected to a conductive via.
- star 400 is connected to via 604
- star 402 is connected to via 606 .
- Each elements of EBG layer 612 formed from stars similar to star 400 and star 402 , is connected to groundplane 307 using a typical via 610 .
- Conductive via 604 and 606 are connected to ground potential, ground plane 307 .
- a plurality of stars interdigitated as shown in FIG. 5 tessellate the upper surface of the substrate between conductive paths.
- the stars are typically positioned below a semiconductor structure, such as MMIC 602 , forming an EBG layer 612 .
- a semiconductor structure such as MMIC 602
- EBG layer 612 a semiconductor structure
- typically surface modes are present at the substrate interface in the vicinity of MMIC 602 .
- the presence of these surface modes is more pronounced near 19 GHz, and more dominant between the Alumina substrate and flip chip MMIC interface of MMIC 602 .
- the E-field intensity has been found to be strongest directly above and directly inside the Alumina substrate interface.
- the method for manufacturing the hybrid assembly of this invention comprises the steps of:
- a star such as 400 or 402 is formed from a polygonal center section (e.g. a first square 408 ) with projections extending from it.
- This first square has four equal first sides, each of the four first sides meeting at a ninety degree angle with the the next first side to form first four corners, each of the four first sides having a first length S.
- the projections extending from said center section are four second squares, 410 , 412 , 414 and 416 .
- Each of said second squares have four second sides, each of said second sides one half of said first length, S/2.
- Each of said second sides meet at a ninety degree angle with the next second side to form four second corners.
- the four second squares are centered on the first four corners of first square 408 .
- the first length chosen for the dimension of the first square is inversely proportional to the operating frequency of said hybrid.
- the interspace I between stars along the periphery is inversely proportional to the operating frequency of the hybrid.
- the semiconductor structures are typically mounted over, or in near vertical proximity, to the stars.
- the semiconductor structures have a plurality of electrical contacts with said conductive paths.
- Vias such as via 604 and via 606 , connect stars such as 400 and 402 respectively to a ground potential.
- the vias traverse substrate 101 and connect to a conductive layer, ground plane 307 on the lower surface of substrate 101 .
- the intersection of four stars forms a window 418 between the four intersecting stars, providing a location for vertical structures, such as bump 608 to pass without electrically connecting to EBG layer 612 , or stars such as 400 and 402 part of EBG layer 612 .
- polygon examples are squares, other polygons, such as triangles can be used to form stars for periodic lattices for tessellating substrate surface 111 .
Abstract
A hybrid assembly having improved cross talk characteristics includes an electromagnetic band gap (EBG) layer on a substrate having an upper surface and a lower surface and a semiconductor structure (MMIC) mounted above the EBG layer. A plurality of stars made of an EBG material are preferably printed, or deposited, on the upper surface. The EBG material has slow wave characteristics. The plurality of stars tessellates the upper surface between conductive paths. Each of the stars has a center section formed from a regular polygon, the center section having projections extending from the center section. The projections and the center section form a periphery. The periphery engages adjacent stars along the periphery. Stars are separated from adjacent stars by an interspace. Each of the stars is connected to a conductive via, in turn connected to ground potential. A conductive layer at ground potential is electrically continuous with vias used to interconnect all stars forming the EBG layer.
Description
- This application is a continuation in part of parent application titled “Improved Flip Chip MMIC on Board Performance Using Periodic Electromagnetic Bandgap Structures” filed ______ 2004, Ser. No. ______.
- 1. Field of Invention
- This invention is in the field of cross-talk suppression in a hybrid assembly at microwave frequencies.
- 2. Description of the Related Art
- Monolithic Integrated Circuits (MMIC), an example of a semiconductor structure, support many of the present generation of military and commercial radio frequency sensors and communication applications. MMICs include active devices, such as field effect transistors and bipolar transistors, passive elements such as capacitors, thin film/bulk resistors, and inductors integrated on a single semi-insulating substrate, such as Gallium Arsenide.
- Hybrid technology relates to methods used for interconnecting a plurality of separate semiconductor structures, such as MMICs, to a host substrate, in single, or multi-layer configurations. In a hybrid, inter-connections between the semiconductor structures is sometimes along the surface of the host substrate. These interconnections are frequently made using metallized paths connected to bumps (soft solder, or hard plated bumps). These bumps, located on the surface of the substrate, engage conductive pads on the semiconductor structures thus forming conductive, interconnecting paths between the host substrate and the semiconductor structures. The bumps are used as a substitute in place of wire bonds for connections. The advantage of bumps over wire bonds include the elimination of wafer backside processing steps such as wafer thinning, via formation, and metal deposition.
- Another advantage to using surface bumps for interconnection purposes is the lower thermal resistance between the semiconductor structures and the host substrate. The lower thermal resistance of the bump connection is due to the relatively large surface area of contact between the host substrate and the semiconductor structures. Heat transfer is also facilitated by the large diameter and short length of the bump, as compared to a wire interconnect. Although both the bump and the wire are made of thermally conductive metal, the favorable aspect ratio of the bump and wider surface area present a lower thermal resistance as compared to a typically thin, long wire bond. The lower thermal path presented by the bump facilitates the conduction of heat away from the semiconductor structures, allowing higher power density for the semiconductor/substrate hybrid assembly, especially when using thermal bumps directly under heat sources. The higher power density allows higher performance for the hybrid.
- Yet another advantage of using bumps for interconnect purposes is the elimination of parasitic effects such as capacitance, inductance and radio emissions present with wire bonds and vias. At high frequencies, the thin, long wire bonds, and the vias traversing the thickness of the substrate can be considered as antennas for the emission of electromagnetic interference. The same wires and vias present capacitance to adjacent structures, as well as an inductance to the signals transmitted by the wires.
- Other advantages of bumps are their lower cost and higher reliability. Typically bump type connections can be efficiently completed using a single epoxy cure/solder reflow die-attach process. This presents fewer steps during manufacture as compared to wire bond techniques. With bump interconnect, there are no mechanical wire connections to shake loose, be intermittent or fail due to thermal cycling.
- While bumps are advantageous as compared to wire inter-connections, their presence between a semiconductor structure and a host substrate presents unique electromagnetic resonance and emission packaging problems. First, there is the optimization of the vertical radio frequency interconnect transitions presented by the interface between the bumps on the host substrate and the semiconductor structure mounted thereon. Then there is the potential electromagnetic coupling effects presented at the interface between the semiconductor structure and the host substrate, as well as the host substrate opposing surfaces.
- A particular difficulty introduced by the semiconductor structure mounted on the host substrate is the potential formation of electromagnetic boundaries which support unwanted, parallel plate, waveguide like (surface modes) of energy propagation. Such unwanted modes can propagate near the surface of the host substrate causing degradation in semiconductor performance because of signal interference. The degradation in semiconductor performance are caused by unwanted signal transfer among semiconductor structure inputs and outputs, affecting gain and phase response, loss of isolation between adjacent paths in multiple path/multiple channel circuit applications, and circuit instability. These negative effects are due to the introduction of unwanted coupling or feedback paths.
- Maximum frequency operation of the semiconductor in the presence of these unwanted feedback paths are undesirably dependent on the dimensions of the semiconductor structure. Thus, semiconductor structures with large dimensions with respect to wavelength operating frequency present a potential difficulty. This difficulty is prevalent with fast Gallium Arsenide (GaAs) semiconductor structures mounted on a host substrate. The relatively large semiconductor size of GaAs as compared to the wavelength of the operating frequency approach the cutoff frequencies at the upper edge of the operational band. Near cutoff, the semiconductor structure may be functional, but unable to operate because the incoming signals are interfering with each other.
- In the prior art, signal interference is reduced by incorporating grounded interconnect bumps strategically placed on the semiconductor structure surface to break up surface modes of energy propagation. By making direct contact to ground pads on the host substrate, the path of the surface modes is disrupted. These grounded interconnect bumps act like shields and attempt to change the path to be followed by the electromagnetic energy propagated along the surface of the host substrate. Unfortunately, because of semiconductor structure limitations and assembly requirements, this practice of using redundant ground bumps as obstacles to surface propagated electromagnetic waves results in a further increase in both semiconductor structure and substrate size, increasing weight, power consumption and reducing reliability of the resulting hybrid.
- Another approach described in the parent application to reduce surface modes is to tessellate the area of the substrate located in the proximity of the semiconductor structures with multiple layers of EBG regular polygons. The limitation here is that a plurality of of EBG layers may have to be used to achieve the level of attenuation desired. The plurality of EBG layers, as compared to a single EBG layer, reduce reliability and increase cost of the hybrid.
- Above limitations are improved by a hybrid assembly comprising a single electromagnetic band gap (EBG) layer on a substrate having an upper surface and a lower surface and a semiconductor structure (MMIC) mounted above the EBG layer. The hybrid operates typically at microwave operating frequencies. Conductive paths are etched on the upper surface for conducting high frequency signals along the upper surface of the substrate.
- A plurality of stars made of an EBG material, forming the EBG layer, are preferably printed, or deposited, on the upper surface. The EBG material has slow wave characteristics. The plurality of stars tessellates the upper surface between the conductive paths, generally in an area below the semiconductor structures.
- Each of the stars has a center section formed from a regular polygon, the center section having projections extending from the center section. The projections and the center section form a periphery. The periphery engages adjacent stars along the periphery. Stars are separated from adjacent stars by an interspace. The interspace is preferably constant along the periphery. Stars are also separated by a distance from the conductive paths. Each of the stars is connected to a conductive via, in turn connected to ground potential. In one embodiment, the lower surface is covered with a conductive layer at ground potential. This conductive layer is electrically continuous with vias used to interconnect all stars forming the EBG layer.
- In the Drawing:
-
FIG. 1 is a typical configuration of the prior art where a semiconductor structure is mounted on a substrate using bumps for inter connection means; -
FIG. 2 is a typical configuration of the prior art where a redundant bump is used to minimize the undesired propagation of surface waves along an upper surface of a host substrate; -
FIG. 3 is a typical configuration described in the parent application using EBG layers for minimizing undesired propagation of surface waves, where regular polygons tessellate an upper surface of a substrate located under a semiconductor structure; -
FIG. 4 is a top view of the interleaving star structure used in this invention; -
FIG. 5 shows the top view of the interleaving of a plurality of stars of the present invention to tessellate an upper surface of a substrate; and -
FIG. 6 is a cross section of an exemplary configuration of a hybrid of the present invention having EBG stars ofFIGS. 4 and 5 used to tessellate the upper surface of a substrate for minimizing undesired propagation of surface waves. - The present invention describes an apparatus and method for improved cross talk suppression in a hybrid assembly by incorporating a single layer made of electromagnetic band-gap (EBG) stars on a hybrid substrate such as, for example, alumina, LTCC (low temperature co-fired ceramic) as well as HTCC (high temperature co-fired ceramic).
- The EBG stars reduce the cross talk induced by undesired surface/waveguide modes at high operating frequencies (10 to 20 Ghz) between input/output and power (or ground) pins on the operation of the hybrid.
-
FIG. 1 is a typical configuration of a hybrid of the prior art where asemiconductor structure 103 is mounted on theupper surface 111 of ahost substrate 101 usingbumps Substrate 101 has an upper metalization layer deposited onupper surface 111 ofsubstrate 101. Conductive paths 113 and 115 are etched from a metalization layer, and interconnectbumps semiconductor structure 103, thus proving a path for conductively transferring the signal, ground or power frompads semiconductor structure 103. An example of a semiconductor structure is a Monolithic Integrated Circuit, MMIC. The MMIC typically may comprise semiconductors, capacitors and resistors, as is well known in the art. - In the configuration of
FIG. 1 , at high frequencies (10 to 20 Ghz), signals propagate along theupper surface 111 ofsubstrate 101.Upper surface 111 forms a waveguide like configuration withsemiconductor structure 103. This waveguide like path tends to undesirably propagate high frequency signals from their intended destination. One mechanism for this undesired propagation are surface/waveguide modes along the interface ofupper surface 111 ofsubstrate 101 andsemiconductor structure 109. For example, a signal meant forbump 105 may also be transmitted via surface/waveguide modes to an unintended point alongupper surface 111, such asbump 107. Thus some of the signal present atbump 105 will also undesirably appear atbump 107 causing cross talk, interference thereby degrading hybrid operation.Bump 109 is similarly susceptible to high frequency signals frombump 107. -
FIG. 2 shows a means of the prior art used to minimize undesired surface (waveguide mode) propagation of signals frombump 105 to bump 107. Here,bump 202 has been introduced betweenbump bump 105 to bump 107.Bump 202 is grounded, and effectively reduces the space betweenbump 107 and bump 105, thereby attenuating surface/waveguide mode energy that may reach bump 105 frombump 107. The introduction ofbump 202, while minimizing unwanted electromagnetic energy transfer frombump 105 to bump 107, forces an increase in the surface area ofsubstrate 101 as well as the physical dimensions ofsemiconductor structure 103. This increases costs and, because of increased size, further exposessemiconductor structure 103 to the reception of other, interfering electromagnetic energy. Furthermore, bump 202 does little to alleviate cross talk effects to bump 109. -
FIG. 3 shows an improvement overFIG. 2 as described in the parent application. A periodic electromagnetic band-gap, EBG (sometimes referred to as photonic bandgap, PBG), lattice structure made of hexagons (regular polygons) exhibiting stopband and slow wave characteristics tessellatesupper surface 111 ofsubstrate 101 between signal bumps such as 105, 107 and 109. The hexagons are at a distance from and electrically separate from signal bumps such as, for example, 105, 107 and 109. EBG lattice structures are used to minimize the propagation of electromagnetic energy using surface/waveguide modes in a specific frequency band of operation. - A plurality of
hexagonal elements 301 form single layerEBG lattice structure 303, generally printed onsubstrate 101. Undesired signals traveling frombump 107 towardsbump 105 now encounter the effects of theEBG lattice 303 and are attenuated. The thickness oflattice structure 303, shown as t, is, for example, in the order of 1 to 3 mils, depending on the type of ink used to print thelattice structure 303 ontosubstrate 101, the frequency band to be attenuated, physical dimensions of thesemiconductor structure 103. - Each periodic element, or polygon of
EBG layer 303, such aspolygon 301 andpolygon 305, is connected toground plane 307 using a via. For example, via 309 connectspolygon 311, part ofEBG layer 303 toground plane 307. - Unfortunately, a single EBG layer made of regular polygons such as hexagons typically offers limited, sometimes insufficient attenuation of undesired surface waves.
-
FIG. 4 shows the structure of star EBG elements of the present invention used to provide additional attenuation for surface waves using a single EBG layer.Star 400 interleaves withstar 402 as well as partially shownstar 406.Star 402 also interleaves with partially shownstar 404. The stars are interleaved with an interspace I between their respective peripheries. -
Stars window 418 between their respective peripheries. Thiswindow 418 is used to accommodate vias passing through the plane ofstars -
Star 402 has a center via 422 traversing the substrate and connecting to ground potential as shown inFIG. 6 . Similarly,star 400 has a center via 420 traversing the substrate and connectingstar 400 to ground potential. - A plurality of stars such as 400 and 402 are made of an electromagnetic band gap material on
upper surface 111, the electromagnetic band gap material having slow wave characteristics. The plurality of stars tessellateupper surface 111 between conductive paths. - Each of stars such as 400 and 402 have a center section formed from a regular polygon. The center section has projections extending from the center section. The projections on the center section form a periphery. The periphery of each star engages the periphery of adjacent stars along their respective peripheries. The peripheries of adjacent stars are separated from each other by an interspace I.
- The polygon, for example a square 408 in
FIG. 4 , is surrounded by projections, such as four smaller squares, 410, 412, 414, and 416. If the dimension of the side ofsquare 408 is S, then the dimension of the side of thesmaller squares smaller squares large square 408. In a preferred embodiment, the centers of stars tessellatingupper surface 111, such asstar 400 andstar 402, are regularly positioned on an approximate staggered rectangular grid ofdimension 5S/4 by 5S/4, with a stagger of S/2, as detailed inFIG. 5 . - Interspace I can be accommodated by reducing the side S of the large square 15408 forming
star 400, increasing the distance between the center ofstars - The tessellation of stars shown in
FIG. 5 is separated by a distance D from conductive paths such asconductive path 502 andconductive path 504. - For example, in
FIG. 6 , the distance D separatesstar 400 from the vertical surface ofbump 608 and its associated conductive path, not shown. Each of the stars is connected to a conductive via. Forexample star 400 is connected to via 604, whilestar 402 is connected to via 606. Each elements ofEBG layer 612, formed from stars similar tostar 400 andstar 402, is connected to groundplane 307 using a typical via 610. - Conductive via 604 and 606 are connected to ground potential,
ground plane 307. Typically, a plurality of stars interdigitated as shown inFIG. 5 tessellate the upper surface of the substrate between conductive paths. The stars are typically positioned below a semiconductor structure, such asMMIC 602, forming anEBG layer 612. Without the presence of stars such as 400 and 402, typically surface modes are present at the substrate interface in the vicinity ofMMIC 602. For an alumina substrate for example, the presence of these surface modes (leakage energy) is more pronounced near 19 GHz, and more dominant between the Alumina substrate and flip chip MMIC interface ofMMIC 602. The E-field intensity has been found to be strongest directly above and directly inside the Alumina substrate interface. - Method
- The method for manufacturing the hybrid assembly of this invention comprises the steps of:
-
- a) forming conductive paths, connected for example to bump 608, for conducting high frequency signals along an
upper surface 111 ofsubstrate 101; - b) forming stars, the stars made from an electromagnetic band gap material on said
upper surface 111. This forms theEBG layer 612, and stars such as 400 and 402. The electromagnetic band gap (EBG)layer 612 has slow wave characteristics in a particular band related to the operating frequency of the hybrid.EBG layer 612 is formed as a lattice for tessellating saidupper surface 111; - c) mounting
MMIC 602 aboveEBG layer 612 and connectingMMIC 602 using structures such asbump 608 for input and output signals, power and ground.
- a) forming conductive paths, connected for example to bump 608, for conducting high frequency signals along an
- A star such as 400 or 402 is formed from a polygonal center section (e.g. a first square 408) with projections extending from it. This first square has four equal first sides, each of the four first sides meeting at a ninety degree angle with the the next first side to form first four corners, each of the four first sides having a first length S.
- The projections extending from said center section are four second squares, 410, 412, 414 and 416. Each of said second squares have four second sides, each of said second sides one half of said first length, S/2. Each of said second sides meet at a ninety degree angle with the next second side to form four second corners. The four second squares are centered on the first four corners of
first square 408. - The first length chosen for the dimension of the first square is inversely proportional to the operating frequency of said hybrid. Similarly, the interspace I between stars along the periphery is inversely proportional to the operating frequency of the hybrid.
- The semiconductor structures (MMIC 602) are typically mounted over, or in near vertical proximity, to the stars. The semiconductor structures have a plurality of electrical contacts with said conductive paths.
- Vias, such as via 604 and via 606, connect stars such as 400 and 402 respectively to a ground potential. Typically, the
vias traverse substrate 101 and connect to a conductive layer,ground plane 307 on the lower surface ofsubstrate 101. - Conveniently, the intersection of four stars forms a
window 418 between the four intersecting stars, providing a location for vertical structures, such asbump 608 to pass without electrically connecting toEBG layer 612, or stars such as 400 and 402 part ofEBG layer 612. - All references cited in this document are incorporated herein in their entirety by reference.
- Although presented in exemplary fashion employing specific embodiments, the disclosed structures are not intended to be so limited. For example, although polygon examples are squares, other polygons, such as triangles can be used to form stars for periodic lattices for tessellating
substrate surface 111. - Those skilled in the art will also appreciate that numerous changes and modifications could be made to the embodiment described herein without departing in any way from the invention.
Claims (20)
1. A hybrid assembly operating at an operating frequency comprising:
a substrate having an upper surface and a lower surface;
conductive paths on said upper surface for conducting high frequency signals along said upper surface of said substrate;
a plurality of stars made of an electromagnetic band gap material on said upper surface, said electromagnetic band gap material having slow wave characteristics, said plurality of stars tessellating said upper surface between said conductive paths,
each of said stars having a center section formed from a regular polygon, said center section having projections extending from said center section, said projections and said center section forming a periphery, said periphery engaging adjacent stars along said periphery and separated from said adjacent stars by an interspace,
said stars separated by a distance from said conductive paths; each of said stars connected to a conductive via, said conductive via connected to ground potential.
2. A hybrid assembly as in claim 1 wherein said center section is a first square, said first square having four equal first sides, each of said four first sides meeting at a ninety degree angle with the next first side to form first four corners, each of said four first sides having a first length.
3. A hybrid assembly as in claim 2 wherein said projections extending from said center section are four second squares, each of said second squares having four second sides, each of said second sides one half of said first length, each of said second sides meeting at a ninety degree angle with the next second side to form four second corners.
4. A hybrid assembly as in claim 3 wherein said four second squares are centered on said first four corners of said first square.
5. A hybrid assembly as in claim 4 wherein said first length is inversely proportional to said operating frequency of said hybrid.
6. A hybrid assembly as in claim 5 wherein said interspace along said periphery is inversely proportional to said operating frequency of said hybrid.
7. A hybrid assembly as in claim 6 wherein semiconductor structures are mounted over said stars, said semiconductor structures having a plurality of electrical contacts with said conductive paths.
8. A hybrid assembly as described in claim 7 wherein said vias connecting said stars to said ground potential traverse said substrate and connect to a conductive layer on said lower surface of said substrate.
9. A hybrid assembly as described in claim 8 wherein the intersection of four of said stars forms a window between said four intersecting stars.
10. A hybrid assembly as described in claim 9 wherein interconnecting means to semiconductor structures mounted over said stars pass within said window without electrical contact to said stars.
11. A method for manufacturing a hybrid assembly operating at an operating frequency comprising the steps of:
etching conductive paths on an upper surface of a substrate for conducting high frequency signals along said upper surface of said substrate;
printing a plurality of stars made of an electromagnetic band gap material on said upper surface, said electromagnetic band gap material having slow wave characteristics, said plurality of stars tessellating said upper surface between said conductive paths, each of said stars having a center section formed from a regular polygon, said center section having projections extending from said center section, said projections and said center section forming a periphery, said periphery engaging adjacent stars along said periphery and separated from said adjacent stars by an interspace, said stars separated by a distance from said conductive paths; each of said stars connected to a conductive via, said conductive via connected to ground potential.
12. A method as in claim 11 wherein said polygonal center section is a first square, said first square having four equal first sides, each of said four first sides meeting at a ninety degree angle with the the next first side to form first four corners, each of said four first sides having a first length.
13. A method as in claim 12 wherein said projections extending from said center section are four second squares, each of said second squares having four second sides, each of said second sides one half of said first length, each of said second sides meeting at a ninety degree angle with the next second side to form four second corners.
14. A method as in claim 13 wherein said four second squares are centered on said first four corners of said first square.
15. A method as in claim 14 wherein said first length is inversely proportional to said operating frequency of said hybrid.
16. A method as in claim 15 wherein said interspace along said periphery is inversely proportional to said operating frequency of said hybrid.
17. A method as in claim 16 wherein semiconductor structures are mounted over said stars, said semiconductor structures having a plurality of electrical contacts with said conductive paths.
18. A method as described in claim 17 wherein said vias connecting said stars to said ground potential traverse said substrate and connect to a conductive layer on a lower surface of said substrate.
19. A method as described in claim 18 wherein the intersection of four of said stars forms a window between said four intersecting stars.
20. A method as described in claim 19 wherein interconnecting means to semiconductor structures mounted over said stars pass within said window without electrical contact to said stars.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/800,173 US6949707B1 (en) | 2004-03-05 | 2004-03-11 | Periodic interleaved star with vias electromagnetic bandgap structure for microstrip and flip chip on board applications |
JP2007502790A JP5086065B2 (en) | 2004-03-11 | 2004-10-18 | Hybrid device and manufacturing method thereof |
PCT/US2004/034792 WO2005096350A2 (en) | 2004-03-11 | 2004-10-18 | Electromagnetic bandgap structure for suppressing electromagnetic coupling in microstrip and flip chip on board applications |
EP04795893.9A EP1723689B1 (en) | 2004-03-11 | 2004-10-18 | Electromagnetic bandgap structure for suppressing electromagnetic coupling in microstrip and flip chip on board applications |
NO20064578A NO337502B1 (en) | 2004-03-11 | 2006-10-09 | Electromagnetic band gap structure to suppress electromagnetic coupling in microstrip and flip chip MMIC on circuit board applications |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/794,491 US6967282B2 (en) | 2004-03-05 | 2004-03-05 | Flip chip MMIC on board performance using periodic electromagnetic bandgap structures |
US10/800,173 US6949707B1 (en) | 2004-03-05 | 2004-03-11 | Periodic interleaved star with vias electromagnetic bandgap structure for microstrip and flip chip on board applications |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/794,491 Continuation-In-Part US6967282B2 (en) | 2004-03-05 | 2004-03-05 | Flip chip MMIC on board performance using periodic electromagnetic bandgap structures |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050194169A1 true US20050194169A1 (en) | 2005-09-08 |
US6949707B1 US6949707B1 (en) | 2005-09-27 |
Family
ID=34912277
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/794,491 Expired - Lifetime US6967282B2 (en) | 2004-03-05 | 2004-03-05 | Flip chip MMIC on board performance using periodic electromagnetic bandgap structures |
US10/800,173 Active 2024-10-18 US6949707B1 (en) | 2004-03-05 | 2004-03-11 | Periodic interleaved star with vias electromagnetic bandgap structure for microstrip and flip chip on board applications |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/794,491 Expired - Lifetime US6967282B2 (en) | 2004-03-05 | 2004-03-05 | Flip chip MMIC on board performance using periodic electromagnetic bandgap structures |
Country Status (5)
Country | Link |
---|---|
US (2) | US6967282B2 (en) |
EP (1) | EP1721497B1 (en) |
JP (1) | JP5784265B2 (en) |
NO (1) | NO337499B1 (en) |
WO (1) | WO2005088708A2 (en) |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080076286A1 (en) * | 2006-09-27 | 2008-03-27 | Chul-Sub Lee | Connector |
WO2008054324A1 (en) * | 2006-11-01 | 2008-05-08 | Agency For Science, Technology And Research | Double-stacked ebg structure |
US20090102002A1 (en) * | 2007-10-23 | 2009-04-23 | Micron Technology, Inc. | Packaged semiconductor assemblies and associated systems and methods |
US20090321861A1 (en) * | 2008-06-26 | 2009-12-31 | Micron Technology, Inc. | Microelectronic imagers with stacked lens assemblies and processes for wafer-level packaging of microelectronic imagers |
US7683458B2 (en) | 2004-09-02 | 2010-03-23 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US20100084176A1 (en) * | 2008-10-03 | 2010-04-08 | International Business Machines Corporation | Preserving stopband characteristics of electromagnetic bandgap structures in circuit boards |
US7749899B2 (en) | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
US7759800B2 (en) | 2003-11-13 | 2010-07-20 | Micron Technology, Inc. | Microelectronics devices, having vias, and packaged microelectronic devices having vias |
US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7830018B2 (en) | 2007-08-31 | 2010-11-09 | Micron Technology, Inc. | Partitioned through-layer via and associated systems and methods |
US7829976B2 (en) | 2004-06-29 | 2010-11-09 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US7902643B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US20110067915A1 (en) * | 2009-09-22 | 2011-03-24 | Samsung Electro-Mechanics Co., Ltd. | Electromagnetic interference noise reduction board using electromagnetic bandgap structure |
US20110067916A1 (en) * | 2009-09-22 | 2011-03-24 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having electromagnetic bandgap structure |
US7915736B2 (en) | 2005-09-01 | 2011-03-29 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7973411B2 (en) | 2006-08-28 | 2011-07-05 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
CN102598262A (en) * | 2009-11-10 | 2012-07-18 | 日本电气株式会社 | Semiconductor device and noise suppression method |
US8322031B2 (en) | 2004-08-27 | 2012-12-04 | Micron Technology, Inc. | Method of manufacturing an interposer |
US8536485B2 (en) | 2004-05-05 | 2013-09-17 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US20150279807A1 (en) * | 2010-07-09 | 2015-10-01 | Rohm Co., Ltd. | Semiconductor device |
US9214391B2 (en) | 2004-12-30 | 2015-12-15 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US11127881B2 (en) | 2019-11-22 | 2021-09-21 | Tectus Corporation | Ultra-dense array of LEDs with half cavities and reflective sidewalls |
US11476387B2 (en) | 2019-11-22 | 2022-10-18 | Tectus Corporation | Ultra-dense array of LEDs with half cavities and reflective sidewalls, and hybrid bonding methods |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4322638B2 (en) * | 2003-11-20 | 2009-09-02 | 株式会社日立製作所 | Storage device and storage device shielding method |
WO2005096350A2 (en) * | 2004-03-11 | 2005-10-13 | Raytheon Company | Electromagnetic bandgap structure for suppressing electromagnetic coupling in microstrip and flip chip on board applications |
US7307596B1 (en) * | 2004-07-15 | 2007-12-11 | Rockwell Collins, Inc. | Low-cost one-dimensional electromagnetic band gap waveguide phase shifter based ESA horn antenna |
US7295161B2 (en) * | 2004-08-06 | 2007-11-13 | International Business Machines Corporation | Apparatus and methods for constructing antennas using wire bonds as radiating elements |
US7253788B2 (en) * | 2004-09-08 | 2007-08-07 | Georgia Tech Research Corp. | Mixed-signal systems with alternating impedance electromagnetic bandgap (AI-EBG) structures for noise suppression/isolation |
US7495181B2 (en) * | 2004-09-29 | 2009-02-24 | Nitta Corporation | Electromagnetic wave absorber |
US8633577B2 (en) * | 2006-01-24 | 2014-01-21 | Renesas Electronics Corporation | Integrated circuit device |
JP2008010859A (en) * | 2006-06-02 | 2008-01-17 | Renesas Technology Corp | Semiconductor device |
WO2008015371A1 (en) * | 2006-08-04 | 2008-02-07 | Arm Limited | A bus interconnect device and a data processing apparatus including such a bus interconnect device |
EP1928056A1 (en) * | 2006-11-28 | 2008-06-04 | Saab AB | Method for designing array antennas |
US9000869B2 (en) | 2007-08-14 | 2015-04-07 | Wemtec, Inc. | Apparatus and method for broadband electromagnetic mode suppression in microwave and millimeterwave packages |
US8514036B2 (en) * | 2007-08-14 | 2013-08-20 | Wemtec, Inc. | Apparatus and method for mode suppression in microwave and millimeterwave packages |
US8816798B2 (en) * | 2007-08-14 | 2014-08-26 | Wemtec, Inc. | Apparatus and method for electromagnetic mode suppression in microwave and millimeterwave packages |
TWI375499B (en) * | 2007-11-27 | 2012-10-21 | Asustek Comp Inc | Improvement method for ebg structures and multi-layer board applying the same |
US8077000B2 (en) * | 2008-01-21 | 2011-12-13 | Samsung Electro-Mechanics Co., Ltd. | Electromagnetic bandgap structure and printed circuit board |
US20100060527A1 (en) * | 2008-09-10 | 2010-03-11 | International Business Machines Corporation | Electromagnetic band gap tuning using undulating branches |
KR101018785B1 (en) * | 2008-11-28 | 2011-03-03 | 삼성전기주식회사 | Electromagnetic bandgap structure and circuit board |
KR101018807B1 (en) * | 2008-12-02 | 2011-03-03 | 삼성전기주식회사 | Electromagnetic bandgap structure and circuit board |
KR101018796B1 (en) * | 2008-12-02 | 2011-03-03 | 삼성전기주식회사 | Electromagnetic bandgap structure and circuit board |
KR101072591B1 (en) * | 2009-08-10 | 2011-10-11 | 삼성전기주식회사 | Electromagnetic interference noise reduction board using electromagnetic bandgap structure |
JP5699937B2 (en) * | 2009-12-08 | 2015-04-15 | 日本電気株式会社 | Noise suppression tape |
US9220180B2 (en) * | 2010-12-09 | 2015-12-22 | Richard Anthony Dunn, JR. | System and methods for scalable parallel data processing and process control |
WO2012008123A1 (en) * | 2010-07-12 | 2012-01-19 | 日本電気株式会社 | Electronic apparatus |
US8339790B2 (en) | 2010-09-10 | 2012-12-25 | Raytheon Company | Monolithic microwave integrated circuit |
US9386688B2 (en) | 2010-11-12 | 2016-07-05 | Freescale Semiconductor, Inc. | Integrated antenna package |
US9553371B2 (en) | 2010-11-12 | 2017-01-24 | Nxp Usa, Inc. | Radar module |
US9112254B2 (en) | 2013-01-10 | 2015-08-18 | Raytheon Company | Switched path transmission line phase shifter including an off-set twin lead line arrangement |
JP2015103764A (en) * | 2013-11-28 | 2015-06-04 | 株式会社日立製作所 | Multi-chip module |
US9654060B1 (en) * | 2015-11-13 | 2017-05-16 | International Business Machines Corporation | Signal amplification using a reference plane with alternating impedance |
CN113178692A (en) * | 2021-05-13 | 2021-07-27 | 上海大学 | Inverted mushroom nail structure miniaturized antenna |
CN113178693A (en) * | 2021-05-13 | 2021-07-27 | 上海大学 | Circular polarization small antenna with inverted mushroom nail structure |
CN113727512A (en) * | 2021-07-23 | 2021-11-30 | 苏州浪潮智能科技有限公司 | Printed circuit board and server |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4932755A (en) * | 1988-10-12 | 1990-06-12 | Swedlow, Inc. | Optical transparency having an electromagnetic pulse shield |
US5017419A (en) * | 1989-04-13 | 1991-05-21 | Chomerics, Inc. | Non-moire shielded window |
US6147302A (en) * | 1997-02-05 | 2000-11-14 | Nippon Paint Co., Ltd. | Frequency selective electromagnetic wave shielding material and a method for using the same |
US6599681B2 (en) * | 2001-07-13 | 2003-07-29 | Shielding Express | Electromagnetic filter for display screens |
US20040000416A1 (en) * | 2002-06-28 | 2004-01-01 | Pon-Wei Hou | Electromagnetic wave shielding film |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AT389053B (en) * | 1986-02-17 | 1989-10-10 | Andrae Franz | DEVICE FOR SHIELDING AGAINST AN ELECTROMAGNETIC FIELD |
US5455116A (en) * | 1992-10-27 | 1995-10-03 | Kansai Paint Co., Ltd. | Electromagnetic wave reflection-preventing material and electromagnetic wave reflection-preventing method |
US5455117A (en) * | 1992-10-27 | 1995-10-03 | Kansai Paint Co., Ltd. | Electromagnetic wave reflection-preventing material and electromagnetic wave reflection-preventing method |
US6262495B1 (en) * | 1998-03-30 | 2001-07-17 | The Regents Of The University Of California | Circuit and method for eliminating surface currents on metals |
JP3282608B2 (en) * | 1999-03-23 | 2002-05-20 | 日本電気株式会社 | Multilayer board |
US6483481B1 (en) * | 2000-11-14 | 2002-11-19 | Hrl Laboratories, Llc | Textured surface having high electromagnetic impedance in multiple frequency bands |
US6739028B2 (en) * | 2001-07-13 | 2004-05-25 | Hrl Laboratories, Llc | Molded high impedance surface and a method of making same |
TWM244562U (en) * | 2003-07-21 | 2004-09-21 | Via Tech Inc | Ground shield structure |
-
2004
- 2004-03-05 US US10/794,491 patent/US6967282B2/en not_active Expired - Lifetime
- 2004-03-11 US US10/800,173 patent/US6949707B1/en active Active
-
2005
- 2005-03-04 EP EP05745171.8A patent/EP1721497B1/en not_active Expired - Fee Related
- 2005-03-04 WO PCT/US2005/007530 patent/WO2005088708A2/en not_active Application Discontinuation
- 2005-03-04 JP JP2007502111A patent/JP5784265B2/en not_active Expired - Fee Related
-
2006
- 2006-10-05 NO NO20064532A patent/NO337499B1/en not_active IP Right Cessation
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4932755A (en) * | 1988-10-12 | 1990-06-12 | Swedlow, Inc. | Optical transparency having an electromagnetic pulse shield |
US5017419A (en) * | 1989-04-13 | 1991-05-21 | Chomerics, Inc. | Non-moire shielded window |
US6147302A (en) * | 1997-02-05 | 2000-11-14 | Nippon Paint Co., Ltd. | Frequency selective electromagnetic wave shielding material and a method for using the same |
US6599681B2 (en) * | 2001-07-13 | 2003-07-29 | Shielding Express | Electromagnetic filter for display screens |
US20040000416A1 (en) * | 2002-06-28 | 2004-01-01 | Pon-Wei Hou | Electromagnetic wave shielding film |
Cited By (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9653420B2 (en) | 2003-11-13 | 2017-05-16 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US7759800B2 (en) | 2003-11-13 | 2010-07-20 | Micron Technology, Inc. | Microelectronics devices, having vias, and packaged microelectronic devices having vias |
US8748311B2 (en) | 2003-12-10 | 2014-06-10 | Micron Technology, Inc. | Microelectronic devices and methods for filing vias in microelectronic devices |
US11177175B2 (en) | 2003-12-10 | 2021-11-16 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US8536485B2 (en) | 2004-05-05 | 2013-09-17 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US10010977B2 (en) | 2004-05-05 | 2018-07-03 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US8664562B2 (en) | 2004-05-05 | 2014-03-04 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US9452492B2 (en) | 2004-05-05 | 2016-09-27 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US8686313B2 (en) | 2004-05-05 | 2014-04-01 | Micron Technology, Inc. | System and methods for forming apertures in microfeature workpieces |
US7829976B2 (en) | 2004-06-29 | 2010-11-09 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US8322031B2 (en) | 2004-08-27 | 2012-12-04 | Micron Technology, Inc. | Method of manufacturing an interposer |
US7956443B2 (en) | 2004-09-02 | 2011-06-07 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US7683458B2 (en) | 2004-09-02 | 2010-03-23 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US8502353B2 (en) | 2004-09-02 | 2013-08-06 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US8669179B2 (en) | 2004-09-02 | 2014-03-11 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US9214391B2 (en) | 2004-12-30 | 2015-12-15 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US9293367B2 (en) | 2005-06-28 | 2016-03-22 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US8008192B2 (en) | 2005-06-28 | 2011-08-30 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7915736B2 (en) | 2005-09-01 | 2011-03-29 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US11476160B2 (en) | 2005-09-01 | 2022-10-18 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7749899B2 (en) | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
US7973411B2 (en) | 2006-08-28 | 2011-07-05 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US8610279B2 (en) | 2006-08-28 | 2013-12-17 | Micron Technologies, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US9099539B2 (en) | 2006-08-31 | 2015-08-04 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US9570350B2 (en) | 2006-08-31 | 2017-02-14 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US7902643B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US20080076286A1 (en) * | 2006-09-27 | 2008-03-27 | Chul-Sub Lee | Connector |
US20100108373A1 (en) * | 2006-11-01 | 2010-05-06 | Agency For Science, Technology And Research | Double-stacked ebg structure |
KR101265245B1 (en) | 2006-11-01 | 2013-05-16 | 에이전시 포 사이언스, 테크놀로지 앤드 리서치 | Double-stacked ebg structure |
US8159413B2 (en) | 2006-11-01 | 2012-04-17 | Agency For Science, Technology And Research | Double-stacked EBG structure |
WO2008054324A1 (en) * | 2006-11-01 | 2008-05-08 | Agency For Science, Technology And Research | Double-stacked ebg structure |
US8536046B2 (en) | 2007-08-31 | 2013-09-17 | Micron Technology | Partitioned through-layer via and associated systems and methods |
US7830018B2 (en) | 2007-08-31 | 2010-11-09 | Micron Technology, Inc. | Partitioned through-layer via and associated systems and methods |
US8367538B2 (en) | 2007-08-31 | 2013-02-05 | Micron Technology, Inc. | Partitioned through-layer via and associated systems and methods |
US20090102002A1 (en) * | 2007-10-23 | 2009-04-23 | Micron Technology, Inc. | Packaged semiconductor assemblies and associated systems and methods |
US8247907B2 (en) | 2007-12-06 | 2012-08-21 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US9281241B2 (en) | 2007-12-06 | 2016-03-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US20090321861A1 (en) * | 2008-06-26 | 2009-12-31 | Micron Technology, Inc. | Microelectronic imagers with stacked lens assemblies and processes for wafer-level packaging of microelectronic imagers |
US8288660B2 (en) * | 2008-10-03 | 2012-10-16 | International Business Machines Corporation | Preserving stopband characteristics of electromagnetic bandgap structures in circuit boards |
US20100084176A1 (en) * | 2008-10-03 | 2010-04-08 | International Business Machines Corporation | Preserving stopband characteristics of electromagnetic bandgap structures in circuit boards |
US20110067915A1 (en) * | 2009-09-22 | 2011-03-24 | Samsung Electro-Mechanics Co., Ltd. | Electromagnetic interference noise reduction board using electromagnetic bandgap structure |
US20110067916A1 (en) * | 2009-09-22 | 2011-03-24 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having electromagnetic bandgap structure |
US8212150B2 (en) * | 2009-09-22 | 2012-07-03 | Samsung Electro-Mechanics Co., Ltd. | Electromagnetic interference noise reduction board using electromagnetic bandgap structure |
US8314341B2 (en) * | 2009-09-22 | 2012-11-20 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having electromagnetic bandgap structure |
CN102598262A (en) * | 2009-11-10 | 2012-07-18 | 日本电气株式会社 | Semiconductor device and noise suppression method |
US9508672B2 (en) * | 2010-07-09 | 2016-11-29 | Rohm Co., Ltd. | Semiconductor device |
US10068823B2 (en) | 2010-07-09 | 2018-09-04 | Rohm Co., Ltd. | Semiconductor device |
US20150279807A1 (en) * | 2010-07-09 | 2015-10-01 | Rohm Co., Ltd. | Semiconductor device |
US11127881B2 (en) | 2019-11-22 | 2021-09-21 | Tectus Corporation | Ultra-dense array of LEDs with half cavities and reflective sidewalls |
US11158669B2 (en) * | 2019-11-22 | 2021-10-26 | Tectus Corporation | Ultra-dense array of LEDs with half cavities and reflective sidewalls, and manufacturing methods |
US11476387B2 (en) | 2019-11-22 | 2022-10-18 | Tectus Corporation | Ultra-dense array of LEDs with half cavities and reflective sidewalls, and hybrid bonding methods |
Also Published As
Publication number | Publication date |
---|---|
US6949707B1 (en) | 2005-09-27 |
WO2005088708A2 (en) | 2005-09-22 |
EP1721497B1 (en) | 2013-12-18 |
JP5784265B2 (en) | 2015-09-24 |
NO20064532L (en) | 2006-10-05 |
NO337499B1 (en) | 2016-04-25 |
EP1721497A2 (en) | 2006-11-15 |
US6967282B2 (en) | 2005-11-22 |
WO2005088708A3 (en) | 2006-01-19 |
US20050194168A1 (en) | 2005-09-08 |
JP2007527629A (en) | 2007-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6949707B1 (en) | Periodic interleaved star with vias electromagnetic bandgap structure for microstrip and flip chip on board applications | |
US11658390B2 (en) | Wireless communications package with integrated antenna array | |
US9985346B2 (en) | Wireless communications package with integrated antennas and air cavity | |
US7239222B2 (en) | High frequency circuit module | |
KR100891763B1 (en) | Semiconductor device | |
US8952846B2 (en) | Electronic apparatus, method of making the same, and transceiving device | |
EP1723689B1 (en) | Electromagnetic bandgap structure for suppressing electromagnetic coupling in microstrip and flip chip on board applications | |
JP2571029B2 (en) | Microwave integrated circuit | |
US11710902B2 (en) | Dual-polarized magneto-electric antenna array | |
US8385084B2 (en) | Shielding structures for signal paths in electronic devices | |
JP7067640B2 (en) | Electromagnetic bandgap structure and package structure | |
JP3798978B2 (en) | Multilayer wiring board | |
CN108269791B (en) | Hybrid printed circuit board | |
JP2000277928A (en) | Multilayer wiring board | |
WO2019153121A1 (en) | Hybrid printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RAYTHEON COMPANY, MASSACHUSETTS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TONOMURA, SAMUEL D.;REEL/FRAME:015094/0403 Effective date: 20040310 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |