US20050190638A1 - Segmented non-volatile memory array with multiple sources having improved source line decode circuitry - Google Patents

Segmented non-volatile memory array with multiple sources having improved source line decode circuitry Download PDF

Info

Publication number
US20050190638A1
US20050190638A1 US11/103,988 US10398805A US2005190638A1 US 20050190638 A1 US20050190638 A1 US 20050190638A1 US 10398805 A US10398805 A US 10398805A US 2005190638 A1 US2005190638 A1 US 2005190638A1
Authority
US
United States
Prior art keywords
source
lines
source line
columns
volts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/103,988
Inventor
Christophe Chevallier
Vinod Lakhani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US11/103,988 priority Critical patent/US20050190638A1/en
Publication of US20050190638A1 publication Critical patent/US20050190638A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/08Address circuits; Decoders; Word-line control circuits

Definitions

  • the present invention relates generally to semiconductor memory systems and in particular to a segmented non-volatile memory array having multiple sources so that blocks of the array can be erased separately and having improved source line decode circuitry.
  • FIG. 1 is a simplified diagram of the cross-section of a typical flash memory cell 10 .
  • Cell 10 is an N-channel device formed in a P-type substrate 12 .
  • An N-type drain region 14 is formed in substrate 12 as is an N-type source region 16 .
  • Source region 16 includes an N-type region 16 A formed in the substrate 12 having an N+-type region 16 B formed inside region 16 A so as to form a graded source region 16 .
  • the drain and regions source 14 and 16 are spaced apart from one another so as to form a channel region 12 A in the substrate intermediate the two regions.
  • a floating gate 18 is disposed above the channel region 12 A and a control gate 20 is disposed above the floating gate 18 .
  • the floating gate is separated from the channel region 12 A by a thin (100 ⁇ ) gate oxide layer 22 .
  • the floating and control gates 18 and 20 are typically both formed from doped poly silicon.
  • the control gate 20 is separated from the floating gate 18 by an interpoly dielectric layer 24 .
  • the floating gate 18 is electrically isolated from the rest of the cell.
  • Table 1 below shows typical conditions for performing program, read and erase operations (two approaches) on flash cell 10 .
  • SOURCE DRAIN CONTROL OPERATION V S
  • V D GATE
  • V G READ ground +1.5 volts +5 volts
  • PROGRAM ground +6 volts +12 volts
  • ERASE 1 +12 volts
  • float ground
  • ERASE 2 +5 volts float ⁇ 10 volts
  • the cell 10 If cell 10 is in an erased state, the cell will have a threshold voltage, called an erased threshold voltage, which is typically approximately +2 volts. If the cell is in a programmed state, the cell will have a programmed threshold voltage of typically approximately +6 volts. In a read operation, the control-gate-to-source voltage of the cell is +5 volts as can be seen from Table 1, above. The drain 14 will be connected to a small positive voltage of typically +1.5 volts and the source 16 is grounded. Thus, if the cell 10 is in a programmed state, the cell will not conduct current in the read operation since the gate-to-source voltage of +5 volts is less than the programmed threshold voltage of +6 volts. If the cell is in an erased state, the gate to source voltage will exceed the erased threshold voltage so that the cell will conduct current. The presence or absence of cell current in a read operation is detected by a sense amplifier so that the state of the cell can be determined.
  • an erased threshold voltage which is typically approximately +
  • Table 1 indicates that the source 16 is grounded and the drain 14 is connected to +6 volts.
  • the control gate 20 is connected to a high voltage such as +12 volts.
  • the combination of conditions will cause electrons to travel from the source 16 towards the drain 14 .
  • Some of these electrons will possess sufficient energy to pass through the gate oxide 22 towards the positive voltage on the control gate 20 .
  • Those electrons, sometimes referred to as hot electrons will be deposited on the floating gate 18 and will remain there until the cell 10 is erased. The presence of electrons on the floating gate 18 will tend to increase the threshold voltage of the cell, as previously noted.
  • Table 1 depicts two approaches for erasing a cell.
  • the first approach (Erase 1), a cell is erased by floating the drain 14 and applying a large positive voltage, such as +12 volts, to the source 16 .
  • the control gate 20 is grounded. This combination causes electrons stored on the floating gate 18 to pass through the thin gate oxide 22 and to be transferred to the source 16 .
  • the physical mechanism for the transfer is commonly referred to as Fowler Nordheim tunneling.
  • the above conditions for erasing a cell have been viewed by others as disadvantageous in that the large positive voltage (+12 volts) applied to the source region is difficult to implement in an actual memory system.
  • the primary supply voltage V CC in a typical integrated circuit memory system is +5 volts and is provided by an external power supply such as a battery.
  • VCC the primary supply voltage
  • one approach would be to include a charge pump on the memory integrated circuit which is also powered by the primary supply voltage VCC.
  • a typical integrated circuit memory system may include a million or more cells all or a very large group of which will be erased at the same time.
  • the charge pump circuit must be capable of providing relatively large amounts of current on the order of 20 to 30 milliamperes.
  • the source current remains relatively high, the voltage applied to the source is sufficiently low that the +5 volt primary supply voltage V CC can be used directly or the source voltage may be derived from the primary supply voltage using a series regulator or a resistive divider in combination with a buffer circuit.
  • the large source currents required in erase operations can be provided without the use of charge pump circuitry.
  • the high impedance control gate 20 of the flash cell draws very little current. Accordingly, the large negative voltage applied to the control gate 20 in the erase operation can be provided by a charge pump circuit.
  • the +5 volt supply for V CC need be used.
  • the flash cells 10 are arranged in a cell array which typically includes several rows and several columns of cells. Each of the rows has an associated word line connected to the control gate 20 of the cells 10 located in the row. Each of the columns has an associate bit line connected to the drain 14 of each cell located in the column.
  • the sources 16 of all of the cells of the array are usually connected in common, but as will be explained, the sources may be separately connected.
  • FIG. 2A is a simplified plan view of a conventional layout of a pair of flash cells 10 A and 10 B of a cell array.
  • FIG. 2B is a schematic diagram of cells 10 A and 10 B of FIG. 2A .
  • cells 10 A and 10 B have their respective sources connected in common. Typically, the two sources are actually a single source region shared by the two cells 10 A and 10 B.
  • Cells 10 A and 10 B are located in a common array column and in separated rows. The column has an associated bit line BL 0 which is connected to the drains of cells 10 A and 10 B.
  • Cell 10 A is in a row having an associated word line WL 0 connected to its control gate 20 and cell 10 B is in an adjacent row having its control gate 20 connected to an associated word line WL 1 .
  • the bit lines extend vertically along the array and include an underlying diffusion component 26 A of doped semiconductor material and an overlying metal line component 26 B.
  • the metal line component 26 B makes electrical contact with the diffusion component 26 A every two cells 10 by way of contacts 28 .
  • the source lines have a horizontal segment SLD 0 which runs generally parallel to the word lines and is made of doped semiconductor material.
  • the source lines also have a vertical segment SLM 0 which runs generally parallel to the bit lines and is formed from metal.
  • the horizontal and vertical components SLD 0 and SLM 0 are electrically connected by way of a contact 30 located at the intersection of the two segments every two rows of the array.
  • Cell 10 A has its control gate 20 connected to horizontal word line WL 0 , a doped polysilicon line which extends across the array.
  • Cell 10 B has its control gate 20 connected to horizontal word line WL 1 which also extends across the array.
  • a flash cell ( 10 A, 10 B) is formed at the intersection of each of the word lines and bit lines.
  • FIG. 3A is a simplified plan view of the layout of a relatively small conventional flash cell array 32 and FIG. 3B is a schematic diagram of the FIG. 3A array.
  • Array 32 is comprised of twelve rows, each having an associated horizontal polysilicon word line WL 0 -WL 11 .
  • the array also has twelve columns, with each column having an associated metal bit line BL 0 -BL 11 .
  • Array 32 also includes four vertical metal source lines SLM 0 -SLM 3 which are connected in common to the six horizontal diffused source lines SLD 0 -SLD 5 .
  • Each metal source line SLMN is connected to the diffused source lines SLDN every two rows.
  • the metal source lines SLM are spaced every four columns. For example, adjacent metal source lines SLM 0 and SLM 1 are separated by four bit lines BL 0 -BL 3 .
  • the metal source lines SLM 0 -SLM 3 are electrically connected together by circuitry (not depicted) external to array 32 . Thus, all of the source lines of the array are nominally at the same electrical potential. However, the horizontal diffused source lines SLD 0 -SLD 5 have a relatively high resistance, in comparison to the metal source lines. This high resistance can have an adverse impact upon memory operations, particularly programming and reading operations.
  • the use of multiple metal source lines functions to reduce the overall source line resistance. However, each metal line occupies a significant amount of integrated circuit area so that the use of multiple metal source lines will increase the die area and thereby effectively increase the cost of manufacturing the cell array.
  • Flash memory systems are typically erased in bulk. That means that either all or a large part of the array are erased at the same time.
  • the entire array 32 of FIGS. 3A and 3B would be erased in a single operation. As indicated by Table 1, this can be accomplished by applying +12 volts to the common source lines SLM 0 -SLM 3 , grounding all of the word lines WLN 0 -WLN 11 and floating all of the bit lines BL 0 -BL 11 .
  • the present invention is particularly applicable to large memory arrays having separate erase blocks.
  • the large arrays can contain cells with certain failure modes which would ordinarily prevent proper operation of conventional memories, but which do not prevent operation of a memory using an array in accordance with the present invention.
  • the erase blocks each include flash memory cells arranged into an array of rows and columns, with the cells in a column connected to bit lines common to each erase block and with the cells in a row connected to a common word line.
  • Each of the erase blocks has either a single common source line or a group of common source lines.
  • the arrangement further includes a source line decoder circuit comprising a separate control transistor associated with each of the common source lines, with the control transistor having an input terminal connected to the associated source line and an output terminal connected to a common global source line and a control terminal for receiving a control signal that causes the transistor to switch between a conductive and non-conductive state.
  • a source line decoder circuit comprising a separate control transistor associated with each of the common source lines, with the control transistor having an input terminal connected to the associated source line and an output terminal connected to a common global source line and a control terminal for receiving a control signal that causes the transistor to switch between a conductive and non-conductive state.
  • FIG. 1 is a simplified cross-sectional view of a conventional flash memory cell.
  • FIG. 2A is a plan view of the conventional layout of a pair of flash memory cells.
  • FIG. 2B is a schematic diagram of the conventional pair of flash memory cells of FIG. 2A .
  • FIG. 3A is a plan view of the conventional layout of an array of flash memory cells.
  • FIG. 3B is a schematic diagram of the memory cell array of FIG. 3A .
  • FIG. 4 is a plan view of a layout of another embodiment of a segmented flash memory cell array arrangement.
  • FIG. 5 is a schematic diagram of showing an equivalent circuit for one of the erase blocks of the FIG. 4 array arrangement.
  • FIG. 6 is a schematic diagram showing an equivalent circuit for determining the worst case source line resistance for an exemplary cell of the FIG. 4 array arrangement.
  • FIG. 7 is a schematic diagram of another embodiment of a segmented flash memory cell array arrangement.
  • FIG. 8 is a diagram illustrating the layout of a flash memory cell array arrangement having eight separate erase blocks and depicting the location of the metal source connect lines and the metal source straps.
  • FIG. 9 is a schematic diagram of one embodiment of an erase source decoder circuit for use with an array having three erase blocks.
  • FIG. 10 is a schematic diagram of an alternative erase source decoder circuit in accordance with the present invention.
  • FIG. 11 is a block diagram of a segmented flash array arrangement utilizing negative gate erase techniques.
  • FIG. 12 is a block diagram of a further embodiment of a segmented flash array arrangement utilizing negative gate erase techniques.
  • FIG. 13 is a schematic diagram of one of the X Decoder Stages used in the array arrangements of FIGS. 11 and 12 .
  • FIG. 4 is a plan view of the layout of a portion of a segmented flash cell array 34 suitable for use in the present invention.
  • Array 34 is comprised of cells 10 as depicted in FIG. 1 .
  • a typical array would be much larger than exemplary array 34 .
  • the array is divided into rows and columns.
  • the cells 10 located in a particular row have their control gates all connected to an associated word line.
  • the cells 10 located in a particular column have their drain regions connected to a particular bit line.
  • Array 34 includes three erase blocks (sometimes referred to as erase segments), Blocks 0 - 2 , each of which has separate source lines that permit each of the erase blocks to be separately erased.
  • Each erase block includes four separate rows of flash cells 10 .
  • Blocks 0 - 2 includes four rows associated with word lines WL 0 -WL 3 , WL 4 -WL 7 and WL 8 -WL 11 , respectively.
  • all of the erase blocks include a set of twelve common columns of cells, namely, the twelve columns associated with bit lines BL 0 -BL 11 .
  • Bit lines BL 0 -BL 11 are common to all three erase blocks.
  • Array 34 is fabricated using a single metal layer process so as to simplify the fabrication process. As is well known, in a single metal layer process, it is not possible for two metal tracks to cross over one another. Typically, connections are made in one direction, such as the vertical direction, using metal tracks and in another direction, such as the horizontal direction, using non-metal tracks, such as doped semiconductor tracks.
  • the erase blocks each include a source line structure which is connected to all of the source regions of the cells located in the erase blocks.
  • the source line structure includes a plurality of horizontal source lines which function to interconnect all of the source regions of cells located in one of the rows.
  • the source line structure further includes vertical source lines and source straps which function to interconnect all of the source regions of cells located in one of the columns.
  • the horizontal source lines are doped semiconductor source line segments intermediate two adjacent word lines.
  • Erase Block 2 includes a first horizontal doped semiconductor segment SD 1 intermediate word lines WL 10 and WL 11 and a second doped segment SD 2 intermediate word lines WL 8 and WL 9 .
  • the two doped source line segments SD 1 and SD 2 of Erase Block 2 extend across the entire width of the array and contact the common source regions of cells 10 on either side of the source line segments.
  • source line segment SD 1 of erase Block 2 is connected to the common source regions of cell 10 A and 10 B in the rows associated with word lines WL 11 and WL 10 , respectively, and to all of the other cells located in those rows.
  • Doped source line segment SD 2 is connected to the common source regions in the cell 10 located in the two rows associated with word lines WL 8 and WL 9 .
  • the two doped source line segments SD 1 and SD 2 of Erase Block 2 are connected to a vertical metal source line SL 2 by way of contacts 36 A and 36 B.
  • Metal source line SL 2 extends over Erase Blocks 0 and 1 and out of the array 34 so that the sources of the cells in Erase Block 2 can be connected to a source line decoder circuit (not depicted) external to the array 34 .
  • Line SL 2 does not make contact with either erase Block 0 and 1 .
  • FIG. 5 is a schematic diagram showing the series resistances associated with the doped source lines SD 1 and SD 2 of Erase Block 2 .
  • Source line SD 1 is represented by series-connected resistors R 1 A-R 15 A of equal value, with each resistor representing the source line resistance between adjacent cell columns.
  • resistors R 1 B-R 15 B represent the source line resistance of doped source lines SD 2 .
  • the doped segments are periodically connected together a fixed number of bit lines by a vertical metal track.
  • the doped segments SD 1 and SD 2 of erase Block 2 are connected together at one location by metal source line SL 2 intermediate bit lines BL 7 and BL 8 .
  • the diffused segments SD 1 and SD 2 are further connected together at a location intermediate bit lines BL 3 and BL 4 by a pair of metal source straps 38 A and 38 B.
  • the doped source lines are connected together by either a metal source line or a metal source strap every N number of bit lines, with N being equal to four in the FIG. 4 embodiment.
  • source strap 38 C is positioned adjacent metal source line SL 2 and thus also does not function to reduce the resistance, but is present to simplify the manufacturing process.
  • each erase block is provided with multiple source lines.
  • the metal source lines extend out from the array 34 and are electrically connected together and to a source line decoder circuit (not depicted) which permits a selected erase block to be erased.
  • Erase Block 2 includes the previously-described metal source line SL 2 and an edge metal source line SL 2 E which is electrically connected to the two doped source lines SD 1 and SD 2 at the edge of array 34 .
  • the edge metal source lines SLE 2 is electrically connected to metal source line SL 2 outside the array, typically near the source line decoder circuit.
  • Erase Block 1 ( FIG. 4 ) includes four rows of cells 10 associated with word lines WL 4 -WL 7 and a pair of doped source lines SD 3 and SD 4 .
  • Lines SD 3 and SD 4 are connected together at one location intermediate bit lines BL 3 and BL 4 by a metal source line SL 1 .
  • Metal source line SL 1 extends over, but does not make electrical contact with, erase Block 0 and extends out of the array 34 for connection to the source line decoder circuitry external to the array 34 .
  • Erase Block 1 further includes a metal source strap 38 D located four bit lines over from metal source line SL 1 and adjacent to bit line BL 0 .
  • a further metal source strap 38 E is located four bit lines away in the opposite direction, intermediate bit lines BL 7 and BL 8 .
  • Another metal source strap 38 F is located another four bit lines away adjacent bit line BL 11 .
  • a second metal source line SL 1 E located at the edge of the array, functions to connected the doped source lines SD 4 and SD 5 together and to the source line decoder external to the array.
  • Erase Block 0 includes a pair of doped source lines SD 5 and SD 6 which are associated with four rows of cells 10 . Each row has an associated word line WL 0 -WL 3 .
  • Block 0 includes the same twelve columns as are present in Blocks 1 and 2 including the columns associated with bit lines BL 0 -BL 11 .
  • a first metal source line SL 0 A is connected to the doped source line segments SD 5 and SD 6 at a location adjacent bit line BL 0 .
  • a second metal source line SLOB located adjacent bit line SL 0 B is located at the other end of the array adjacent bit line BL 11 .
  • Erase Block 0 includes a first metal source strap 38 F located adjacent bit line BL 3 and a second metal source line 38 G, both interconnecting the diffused source lines SD 5 and SD 6 .
  • the metal lines of the array occupy a significant amount of chip area.
  • the two lines and straps are positioned in vertical alignment where possible.
  • metal source line SL 1 and metal source strap 38 B are in alignment so that the horizontal area occupied is reduced.
  • metal source line SL 0 A and metal source strap 38 D are aligned so as to conserve space.
  • FIG. 5 diagram of Erase Block 2 illustrates that no cell is more than two bit lines BLN away from either metal source line going to the outside (as SL 2 E or SL 2 ) or a strap (as 38 A or 38 B). This limits the maximum source line resistance for a worst case cell 10 , such as cell 10 C, to less three time R, where R is equal to the value of any of the individual source line resistances R 1 A-R 15 A.
  • the metal source straps 38 interconnecting the doped source lines SD 1 and SD 2 function to further reduce the maximum source line resistance.
  • the metal source straps and the metal source lines are located such that they alternate a fixed number of bit lines, such as four bit lines in the FIGS. 4 and 5 embodiment.
  • FIG. 6 is a schematic diagram of an equivalent circuit of a portion of erase Block 2 of the FIGS. 4 and 5 array. Exemplary cell 10 C is shown since this cell is located such that it is among the cells which will have the largest source line resistance. Cell 10 C is disposed three equivalent resistances (R 1 A-R 3 A) away from metal source line SL 2 E hence the resistor value 3R is shown connected between the cell and the source line.
  • Cell 10 C is further disposed two equivalent resistances (R 4 A-R 5 A) away from metal source strap 38 A/ 38 B hence the value 2R shown connected to the cell.
  • the strap 38 A/ 38 B is shown connected to the metal source line SL 2 by way of parallel resistors SR which represent equivalent resistors R 6 A-R 10 A and R 6 B-R 10 B, respectively.
  • equivalent resistor SR representing resistors R 1 B-R 5 B, is shown connected metal source line SL 2 E and metal strap 38 A/ 38 B.
  • the two metal source lines SL 2 E and SL 2 are connected together by a line 40 external to array 34 .
  • the total effective resistance between the source of cell 10 C and the source line SL for erase Block 2 can readily be calculated using simple arithmetic.
  • the total effective resistance is equal to parallel combination of 3R ⁇ (2R+5R/3). This gives an effective approximate equivalent source resistance of 1.6R. If the metal source strap were deleted, the worst case cell would be cell 10 E, with an equivalent source resistance of approximately 2.5R.
  • FIG. 7 depicts a portion of another array 42 in suitable for use in the present invention. Only a corner portion of the array is depicted, including a portion of an Erase Block 0 and an Erase Block 1 .
  • Erase Block 1 has one metal source line SLN depicted, with there being additional metal source lines also associated with Block 1 .
  • Erase Block 0 has one metal source line SLN+1 depicted, with there being additional metal source lines associated with Block 1 .
  • Those lines, which extend over Block 0 but do not make contact to Block 0 are also not depicted in that portion of array 42 shown in FIG. 7 .
  • each erase block is connected together every four bit lines by either a metal source line or by a metal source strap.
  • erase Block 0 has two associated doped source lines SDN and SDN+1 which are connected together by metal straps 38 and source lines SLN+1 every four bit lines.
  • Array 42 is surrounded by dummy cells including the two columns of cells depicted in FIG. 7 at one edge of the array and two columns not depicted at the opposite edge of the array. The depicted columns are associated with bit lines BLX and BLY.
  • array 42 includes two rows of dummy cells located at opposite edges of the array, including two rows not depicted and two rows shown in FIG. 7 . The depicted rows are associated with word lines WLX and WLY.
  • the dummy cells have doped source lines which interconnect the source regions of the dummy cells.
  • the doped source lines include lines SDZ 1 -SDZ 5 of the two dummy columns and lines SDX and SDY of the two dummy rows.
  • the bit lines BLX and BLY are not accessed since the dummy cells are not supposed to be programmed. If the source lines of the dummy cells, such as source line SDZ 5 were to be connected to the source lines of the array, such as line SDN, the dummy cells would be erased when the array is erased. Since the dummy cells cannot be programmed but would otherwise be erased, the dummy cells are likely to become overerased so that they will conduct cell current even when the associated word line is grounded.
  • the doped source lines of the dummy rows should not be in electrical contact with the doped source lines of the corresponding rows of the functional cells of the array.
  • diffused source line SDN of the rows associated with word lines WLN and WLN+1 does not extend to the diffused source line SDZ 5 .
  • the dummy cells located in the dummy rows would have a tendency to be erased when functional cells located in the same column are repetitively programmed. This phenomenon is sometimes referred to as bit line disturb where the dummy cells sharing a bit line with functioning cells would have some tendency to become overerased and thus become leaky.
  • the length of the source lines of the dummy cells are made short so as to minimize the possibility of a leakage path between bit lines.
  • source lines SDX and SDY of the two dummy rows are not connected so as to minimize any adverse effects of bit line disturb.
  • FIG. 8 show a further embodiment of an array 44 in showing essentially only the source line connections.
  • Array 44 is comprised of eight erase Blocks 0 - 7 , with each of the erase blocks having 128 rows of flash cells.
  • array 44 has a total of 1024 rows of cells.
  • Array 44 also has 1024 columns of cells so that the total array capacity is one Megabit.
  • Each erase block can be considered an array of cells having 128 rows and 1024 columns.
  • erase Blocks 0 - 3 and erase Blocks 4 - 7 are mirror images of one another.
  • Each of the erase blocks has several vertical metal source lines SLN which are electrically connected to all of the horizontal doped source lines (not depicted) of the erase block.
  • the metal source lines SLN are provided a minimum of every 64 bit lines for each erase block, with the variation being due to the presence of edge metal bit lines.
  • Erase Block 4 will have 16 metal source lines, including lines SL 4 A, SL 4 B, SL 4 C . . . and SL 4 O.
  • Each of the erase blocks also includes several metal source straps which electrically connect all of the diffused source lines of the erase block together.
  • Erase Block 4 includes, for example, metal straps 46 A- 46 I.
  • the metal source straps are internal to the erase blocks and do not extend past the edges of the associated erase block. There are typically three metal source straps intermediate adjacent metal source lines so that there is either a metal source strap or a metal source line located every 16 bit lines of each erase block.
  • the metal source lines SL 4 A-SL 40 of Erase Block 4 extend over Erase Blocks 5 - 7 and away from array 44 where they are connected together to form a common source line for Erase Block 4 .
  • the metal source lines from Block 4 extend over the other blocks along a path which is parallel with the bit lines of the block and orthogonal to the word lines. As will be explained, the metal source lines from Erase Block 4 (and the other erase blocks) are coupled to a source lined decoder circuit external to array 44 (not depicted).
  • Erase Block 5 includes metal source lines SL 5 A-SL 5 which are also spaced apart about every 64 bit lines.
  • the metal source lines of Erase Block 5 extend over Erase Blocks 6 and 7 and out of array 44 where they are electrically connected to the source line decoder.
  • Erase Block 5 also includes metal source straps 48 A- 48 I.
  • the straps like the straps of Block 4 , interconnect all of the horizontal doped source lines of Block 5 . There are typically three metal source straps intermediate adjacent metal source lines, with there being either a metal source line or a metal source strap every sixteen bit lines.
  • Erase Blocks 6 and 7 include metal source lines (SL 6 A-SL 6 P and SL 7 A-SL 7 P, respectively) and metal source straps ( 50 A- 50 I and 52 A- 52 I, respectively) which are positioned in the same manner as the lines and straps in Blocks 4 and 5 .
  • the location of the metal source straps are selected so that they generally align with the metal source lines of adjacent erase blocks.
  • metal source straps 52 B, 50 B, and 46 B of Erase Blocks 7 , 6 and 4 are generally aligned with metal source line SL 5 B of Block 5 .
  • metal source straps 46 C, 48 C and 50 D are generally aligned with metal source line SL 7 B.
  • Blocks 0 - 3 and Blocks 4 - 7 are arranged so that they are mirror images of one another.
  • the metal source lines of Blocks 0 - 3 all extend toward the lower edge of array 44 and the metal source lines of Blocks 4 - 7 all extend in the opposite direction towards the top edge of the array.
  • metal source line SL 3 C of Erase Block 3 and metal source line SL 4 C of Erase Block 4 can be made to occupy the same vertical path on array 44 since they extend in opposite directions.
  • FIG. 9 is a schematic diagram of an exemplary section of one embodiment of an erase source decoder circuit 54 which can be used in connection with an array having a total of three erase blocks.
  • Circuit 54 includes a set of N channel source line decode transistors 56 , 58 and 60 connected to the respective source lines of the array. The function of the decode transistors is to connect the source lines coming from a common selected erase block of the array to the same desired potential/condition and to connect the source lines from the deselected erase blocks to a desired potential/condition.
  • the source lines from Erase Block 0 including depicted lines SL 0 A and SL 0 B are connected to decode transistors 56 A and 56 B, respectively.
  • Transistors 56 A and 56 B, and other decode transistors not depicted which are connected to any additional source lines of Erase Block 0 and have their gates connected to a common line which carries control signal S 0 .
  • Source lines from Erase Block 1 including depicted lines SL 1 A and SL 1 B, are connected to decode transistors 58 A and 58 B, respectively.
  • Transistors 58 A and 58 B, and any other transistors not depicted which are connected to any additional source lines of Erase Block 1 have their gates connected to a common line which carries control signal S 1 .
  • Erase Block 2 has one source line SL 2 A depicted in FIG. 9 which is connected to transistor 60 .
  • a control line carrying signal S 2 is connected to the gate of transistors 60 and to the gate of any additional decode transistors which receive other source lines of Erase Block 2 . All of the transistors of source decoder circuit 54 controlled by control signals S 0 , S 1 and S 2 have their source electrodes connected to a common Global Source line.
  • Each of the source lines of Erase Blocks 0 , 1 and 2 are also connected to separate N channel transistors 64 , 66 and 68 which function to selectively connect the source lines to a common Deselected Source Bus.
  • the Deselected Source Bus may be set to some voltage or may be grounded.
  • transistors 64 A and 64 B are connected to source lines SL 0 A and SL 0 B of Erase Block 0 .
  • the gates of transistors 64 A and 64 B are controlled by signal ⁇ overscore (S o ) ⁇ which is the complement of signal S 0 .
  • Source lines SL 1 A and SL 1 B of Erase Block 1 are connected to transistors 66 A and 66 B, respectively, with transistors 66 A and 66 B having their gates connected to a common line which carries signal ⁇ overscore (S 1 ) ⁇ , the complement of signal S 1 .
  • Transistor 68 is controlled by signal ⁇ overscore (S 2 ) ⁇ , the complement of signal S 2 , and is connected to source line SL 2 A of Erase Block 2 .
  • Table 2 below shows the manner in which the source decoder circuit 54 is controlled in basic memory operations.
  • all of the source lines of all of the erase blocks are to be connected to ground.
  • signals S 0 , S 1 and S 2 are made active (connected to voltage V CC ) so that transistors 56 A, 56 B, 58 A, 56 B and 60 are all rendered conductive.
  • the Global Source signal is brought to ground level so that all of the source lines of the array (SL 0 , SL 1 and SL 2 ) are at ground level.
  • Table 3 shows the conditions for the other portions of the array, including word lines and bit lines, for carrying out memory read, program and erase operations.
  • the erase mechanism described utilizes a grounded gate, negative gate erase could also be used as will be described.
  • the selected source line (the source lines of the erase block containing the cells to be read) are grounded as are the deselected source lines (the source lines of the other erase blocks). This is accomplished by setting signals S 0 , S 1 and S 2 to +5 volts which causes transistors 56 A, 58 A, 60 , 56 B and 58 A to be conductive thereby connecting all three source lines SL 0 , SL 1 and SL 2 to the Global Source line.
  • the Global Source line is at ground potential so that all of the source lines are grounded. Signals ⁇ overscore (S 0 ) ⁇ , ⁇ overscore (S 1 ) ⁇ and ⁇ overscore (S 2 ) ⁇ are all at ground potential during read operations so that transistors 64 A, 66 A, 68 , 64 B and 66 B are off.
  • the word line associated with the cells being read (the selected word line) is connected to +5 volts and all of the other word lines in the array are grounded.
  • the bit lines of the cells being read (eight cells if the memory word length is eight bits) are connected to a small positive voltage such as +1 volt. All other bit lines of the array are left floating, as can also be seen from Table 3. This combination of conditions will cause the selected cells to either conduct or not conduct current based upon their programmed state.
  • a relatively large positive voltage of +11 volts is applied to the word line associated with the cell being programmed. All of the other word lines of the array, including those in the same erase block, are grounded.
  • the bit line of the cell to be programmed is connected to +6 volts. If the cell is to be left in the erased state, the bit line is connected to +1 volt. As shown in Table 3, the deselected bit lines are all left floating during programming operations.
  • one feature of the present invention is to provide an array which contains separate erase blocks which can be independently erased.
  • Table 2 shows the conditions of the erase source decoder when an exemplary erase block, Erase Block 0 , is being erased.
  • the Global Source line is set to +10 volts.
  • signal S 0 is set to +12 volts so that transistors 56 A and 56 B have sufficient gate voltage to apply the +10 volts present on the Global Source line to the source lines SL 0 A and SL 0 B associated with the selected erase block, Erase Block 0 .
  • the deselected source lines are all grounded by setting signals ⁇ overscore (S 1 ) ⁇ and ⁇ overscore (S 2 ) ⁇ to +12 volts thereby turning on transistors 66 A, 68 , 66 B.
  • the Deselected Source Bus is grounded so that the deselected source lines SL 1 A, SL 1 B and SL 2 A are all at ground potential.
  • Table 3 shows the conditions of the remainder of the array in erase operations. All of the word lines, including those of the erase block being erased and the other erase blocks, are grounded. In addition, all of the bit lines of the array are left floating. Under these conditions, all of the cells in Erase Block 0 will be erased.
  • Table 3 illustrates one set of conditions for reading, programming and erasing a flash array.
  • a cell is erased by connecting the selected source line to +10 volts, the selected word line to ground and floating the selected bit line.
  • negative gate erase techniques could also be used where a negative voltage is applied to the word line of the cells being erased. That voltage is typically ⁇ 10 volts to ⁇ 17 volts as previously described.
  • the bit line is left floating and a relatively small voltage V A , such as +5 volts, is applied to the source line of the erase block.
  • V A such as +5 volts
  • FIG. 10 depicts an alternative source line decoder in accordance with the present invention.
  • Table 4 shows the various signals used in the FIG. 10 decoder, when the decoder is used in connection with an array utilizing negative gate erase.
  • each erase block has a separate source line SL 0 , SL 1 , SL 2 connected to a separate transistors 70 A, 70 B and 70 C, respectively of the decoder.
  • Transistors 70 A, 70 B and 70 C are controlled by signals S 0 , S 1 and S 2 , respectively.
  • additional decode transistors are included.
  • Erase Block 0 would each be connected to a transistor controlled by signal S 0 .
  • TABLE 4 ERASE SOURCE DECODER READ PROGRAM ERASE SIGNAL (BLOCK 0) (BLOCK 0) (BLOCK 0) S 0 +5 volts +11 volts +11 volts S 1 0 volts 0 volts 0 volts S 2 0 volts 0 volts 0 volts 0 volts GLOBAL 0 volts 0 volts V A SOURCE SL0 float float V A SL1 float float float SL2 0 volts 0 volts float
  • Table 4 indicates that transistor 70 A is turned on and transistors 70 B and 70 C are left off.
  • the Global Source line is set to ground potential so that transistor 70 A will cause the source line SL 0 to be at ground potential.
  • the deselected source lines SL 1 and SL 2 will be floating.
  • the word line associated with the cells being programmed is set to a relatively large positive voltage of typically +11 volts. Since this voltage (+11 volts) is generated for programming, the voltage is available for generating signal S 0 used to on transistor 70 A. Signal S 0 could also be +5 volts since transistor 70 A is switching at a voltage near ground potential.
  • bit line associated with the cells to be programmed will be set to a medium level voltage such as +6 volts. If the cell is to be left in the erased state, the associated bit line is grounded. This combination of conditions will permit the selected cells of Erase Block 0 to be programmed.
  • Table 4 indicates that all the cells of Erase Block 0 are erased by setting signals S 0 , S 1 and S 2 such that transistor 70 A of the FIG. 10 erase decoder is made conductive and the remaining transistors 70 B and 70 A are off.
  • the Global Source line is set to a relatively low positive voltage V A which is typically approximately +5 volts or some other value which will not be so large as to result in cell voltage break down.
  • source line SL 0 of Erase Block 0 will be at voltage V A and the source lines of the remaining erase blocks, lines SL 1 and SL 2 will be floating.
  • the word lines of Erase Block 0 are all set to a relatively large negative voltage, such as ⁇ 10 volts, and the bit lines of the array are all left floating. This will result in all of the cells of Erase Block 0 being erased by way of the previously-described negative gate erase technique.
  • a failure of a cell in one erase block will adversely affect operation of the remaining erase blocks.
  • a flash cell will conduct current when it should be non-conducting.
  • the cell will have a negative threshold voltage so that the cell will conduct even when the gate-source voltage is 0 volts.
  • Other conditions may occur which will cause a cell to be “leaky” and conduct current when the cell should be non-conductive.
  • the cell has a tendency to clamp the bit line voltage to the source voltage. This can cause the bit line voltage to approach ground potential should the source lines of the deselected erase blocks be set to ground potential as is illustrated in Tables 2 and 3, above.
  • bit lines are common to all of the erase blocks in an array, a defective cell in one block will have a tendency to interfere with the reading, programming and erasure of the other blocks.
  • the adverse effects of a leaky or over erased cell in the deselected blocks on the cells of selected erase blocks will be greatly reduced.
  • FIG. 11 depicts a flash cell array arrangement using word line control circuitry for carrying out negative gate erase.
  • Exemplary Erase Blocks 0 - 1 are depicted, with there being a total of eight erase blocks, including Erase Blocks 2 - 7 which are not shown.
  • Each erase block has sixty-four word lines WL, a set of bit lines BL common to all of the erase blocks and separate source lines (not depicted).
  • the word lines are grouped in eights, with each group of eight being connected to a separate X Decoder Stage 72 .
  • the functionality provided by X Decoder Stages 72 is conventional.
  • 5,077,091 discloses a decoder stage which provides the same output signals as provided by X Decoder Stages 72 .
  • Exemplary X Decoder Stage 72 A is connected to word lines WL 0 -WL 7 .
  • word lines WL 0 -WL 511 There are a total of 512 word lines WL 0 -WL 511 , with word lines WL 0 -WL 63 being associated with Erase Block 0 and word lines WL 64 -WL 127 being associated with Erase Block 1 and the remaining word lines WL 12 B-WL 511 being associated with the remaining six erase blocks that are not depicted.
  • Each of the word lines WL 0 -WL 511 also has a separate respective P channel erase transistor T 0 -T 511 connected to it, with the transistors associated with one of the erase blocks being controlled by a common control signal.
  • erase transistors T 0 -T 63 of Erase Block 0 have their gates connected to a line that carries control signal G 0
  • erase transistors T 64 -T 127 of Erase Block 1 have their gates connected to a common line that carries control signal G 1 .
  • all of the erase transistors associated with an erase block have their sources connected to a common voltage line.
  • erase transistors T 0 -T 63 are all have their sources connected to a common line that carries a voltage V 0 .
  • the details of the X Decoder Stages 72 of FIG. 11 are shown in FIG. 13 .
  • the X Decoder Stages 72 provide outputs which are either at a positive voltage equal to the X Decoder Stage 72 supply voltage V P , ground potential or a high impedance (at least more than 10 k ⁇ ).
  • the high impedance state of the X Decoder Stages 72 is used when the erase transistors T 0 -T 511 function to apply a negative voltage to the word lines of an erase block during an erase operation, as will be explained in greater detail.
  • X Decoder Stage 72 functions to receive nine of the sixteen address bits for the array and decodes those address bits so as to select one of the 512 word lines in memory read and programming operations. The remaining address bits for the memory are used by a Y Decoder (not depicted) to select the appropriate bit lines.
  • X Decoder Stages 72 represent the output portion of the X Decoder for the array. Each X Decoder Stage 72 is associated with eight word lines so that there will be a total of sixty-four X Decoder Stages 72 , with eight X Decoder Stages 72 being associated with each of the eight erase blocks.
  • the exemplary FIG. 13 circuitry for X Decoder Stage 72 A is associated with eight word lines WL 0 -WL 7 of Erase Block 0 .
  • each of the X Decoder Stages 72 receives a total of twenty-four predecode signals. These predecode signals are developed by predecoding circuitry (not depicted) which receives the nine address bits supplied to the X Decoder and converts the nine address bits to twenty-four predecode signals, including signals X A0 -X A7 , X B0 -X B7 and X CH0 -X CH7 . Signals X A0 -X A7 and X B0 -X B7 , are used in combinations of two to select one of the sixty-four X Decoder Stages 72 .
  • Signals X CH0 -X CH7 are provided to each of the sixty-four X Decode Stages 72 to select one of the eight word lines associated with each stage.
  • X Decode Stage 72 A of FIG. 13 receives predecode signals X A0 and X B0 which function to select that stage from the sixty-four stages.
  • Stage 72 A also receives predecode signals X CH0 -X CH7 which are used to select one of the eight word lines WL 0 -WL 7 associated with Stage 72 A.
  • Predecode signals X A0 and X B0 are connected to the inputs of a NAND gate 74 , the output of which is connected to a level shifting pass transistor 76 which will pass any voltage having a magnitude which is below the supply voltage V CC connected to its gate.
  • Pass transistor 76 is, in turn, connected to a total of eight additional pass transistors, including N-channel transistor 78 A associated with decode circuitry for word line WL 0 and including N channel transistor 78 B associated with decode circuitry for word line WL 7 .
  • Transistor 78 A has its gate connected to receive predecode signal X CH0 , with predecode signal X CH0 also being connected to the gate of a P channel transistor 80 A.
  • Transistor 80 A is connected between transistor 78 A and the X Decoder supply voltage V P .
  • Transistors 78 A and 80 A are connected to a common node 79 A which is near ground potential when predecode signals X A0 , X B0 and X CH0 are all at a high level, otherwise node 79 A is at a high level.
  • Node 79 A is connected to the common gate connection of a P channel transistor 84 A and an N channel transistor 88 A. These transistors form an inverting stage, the output of which is connected to word line WL 0 .
  • Transistor 84 A is connected between the X Decoder supply voltage V P and the inverting stage output and transistor 88 A is connected between the output, by way of a P channel transistor 86 A, and the circuit common.
  • transistor 86 A functions to protect N channel transistor 88 A from the negative voltage which is present on the word line WL 0 during erase operations.
  • the output of the inverting stage is connected to the gate of a feedback P channel transistor 82 A, with transistor 82 A providing positive feedback which pulls the input of the inverting stage, node 79 A, towards supply voltage V P when the output of the inverting stage, WL 0 , goes low. This ensures that node 79 A will be pulled up to a sufficiently high voltage to turn off P channel transistor 84 A.
  • the remaining seven sections (only the last section is depicted) of X Decoder Stage 72 A for driving word lines WL 1 -WL 7 are also connected to the output of NAND gate 74 and pass transistor 76 . Otherwise, the construction of the sections is the same.
  • the seven sections each receive respective ones of predecode signals X CH1 -X CH7 , so that one of the eight word lines WL 0 -WL 7 can be selected.
  • the signals G 0 -G 7 applied to the gates of all of the P channel erase transistors T 0 -T 127 (and those not depicted) are set to +5 volts.
  • the transistors will be non-conductive.
  • the X Decoder supply voltage V P is set to +5 volts.
  • a read address is decoded causing predetermined predecode signals to become active. Assuming, for example, that a cell associated with word line WL 7 is to be read, the predecode signals X A0 and X B0 will go high thereby selecting X Decoder Stage 72 A.
  • the deselected word lines in the selected Erase Block 0 are set to ground potential. This is accomplished by the nine bit address causing the X Decoder to set the predecode signals X CH0 -X CH6 to a low value, as previously noted.
  • signal X CH0 will cause transistor 78 A to turn off thereby isolating node 79 A from the low output of NAND gate 74 .
  • Signal X CH0 will also cause transistor 78 A to become conductive and pull node 79 A up to voltage V CC less the threshold voltage of transistor 79 A. This will cause transistor 88 A to become conductive, thereby causing the voltage on word line WL 0 to drop.
  • transistor 82 A will turn on thereby pulling node 79 A up further to voltage V P .
  • voltage V NISO is set to ⁇ 2 volts so that transistor 86 A will also be conductive. Accordingly, transistors 86 A and 86 B will both be conductive and will pull word line WL 0 down to ground potential as will the corresponding transistors associated with deselected word lines WL 1 -WL 6 of Erase Block 0 .
  • Table 5 indicates that these word lines are also set to ground potential.
  • the predecode signals XA and XB will such that the output of the corresponding NAND gate 74 output will be at a high level.
  • that predecode will be at a high level in the present example so that transistor 78 will be on thereby connecting the high output of NAND gate 74 to node 79 .
  • those predecodes will be at a low level.
  • associated transistor 78 This will cause the associated transistor 78 to be off thereby isolating node 79 from the output of the NAND gate 74 .
  • associated transistor 80 will be turned on by the low level predecode so that node 79 will be pulled up to voltage V P . In either case, a high voltage at node 79 will cause the associated word line to be at ground potential.
  • the selected source line, SL 0 for Erase Block 0 is grounded.
  • the source lines of the remaining Erase Blocks 1 - 7 can also be grounded as shown in Table 5.
  • a selected cell (or group of cells) associated with a word line (such as line WL 7 ) of Erase Block 0 can be read.
  • Table 5 also shows the conditions for programming a cell or group of cells of the FIG. 11 array arrangement. Again, all of the P channel erase transistors T 0 -T 511 are turned off since control signals G 0 and G 1 (and signals G 2 -G 7 not depicted) are all set to a positive voltage (+11 volts).
  • the X Decoder 72 supply voltage V 2 is set to +11 volts and the decoding circuitry is caused to apply this voltage to the selected word line based upon the address being used in the programming operation.
  • predecode signals X A0 , X B0 and X CH7 ( FIG. 13 ) are all at a high level so that transistor 84 B will pull word line WL 7 up to voltage V P set to +11 volts.
  • the deselected word lines WL 0 -WL 6 of selected Erase Block 0 are set to ground potential in the programming operation since the predecode signals X CH0 -X CH6 associated with the deselected word lines will be at a low level.
  • Voltage V NISO is set to ⁇ 2 volts according to Table 5 therefore both transistors 86 B and 88 B will be turned on connecting these deselected word lines to ground as was the case during read operations.
  • the word lines of the deselected erase blocks will be at ground potential for the same reasons previously set forth in connection with the description of an exemplary read operation.
  • a single erase block of the array may be erased as previously described.
  • signal G 0 is set to ⁇ 12 volts thereby turning on erase transistors T 0 -T 63 ( FIG. 12 ).
  • voltage V 0 is set to ⁇ 10 volts so that all sixty-four word lines of Erase Block 0 are connected to ⁇ 10 volts by the associated erase transistor T 0 -T 63 .
  • all sixty-four of the X Decoder Stages 72 of the array have their common supply voltage V P set to ground potential.
  • voltage V NISO is set to ground potential so that the P channel transistor 86 ( FIG. 13 ) in each of the X Decoder Stages 72 is turned off thereby isolating the N channel transistors 88 from the negative voltage which is applied to the word lines of Selected Erase Block 0 .
  • the erase transistors T 64 -T 511 of the deselected erase blocks are all turned off since the voltage applied to the gates, including G 1 , is at ground potential.
  • the associated X Decoder Stage 72 output is isolated from the word lines so that the word lines of the deselected erase blocks will be at a high impedance level.
  • the deselected word lines will assume a voltage ranging from ground potential to the threshold voltage V T of the P channel transistor 84 located in the associated X Decoder Stage 72 , as indicated in Table 5. This threshold voltage is typically +1 volt.
  • the source line of the selected Erase Block 0 is set to voltage V A which is typically +5 volts.
  • V A voltage
  • the Global Source line of the FIG. 9 source decoder circuit will be set to voltage V a and signal S 0 is made to turn on transistors 56 A and 56 B.
  • the voltage of the source lines associated with the deselected erase blocks, such as source line SL 1 are set to a voltage V B . This is accomplished by setting the Deselected Source Bus of the FIG. 9 decoder circuit to voltage V B and turning on the transistors 66 A, 66 B and 68 associated with the selected source lines.
  • Voltage V B is selected to be intermediate threshold voltage V T and voltage V A applied to the selected source line.
  • threshold voltage V T is +1 volt and voltage V A is +5 volts
  • VB may be set to +3 volts. If voltage V B is set too high, there will be an increased tendency for the cells of the deselected erase blocks to be slightly erased each time one of the other erase blocks is erased. This phenomena is sometimes referred to as source erase disturb. If, on the other hand, voltage VB is too low, there will be a tendency to turn on the deselected flash cells, or to cause them to leak, since the control gate voltage of the flash cells will typically be at voltage V T due to the previously described influence of the associated X Decoder Stage 72 . These conditions will cause the selected Erase Block 0 to become erased. As also indicated by Table 5, the deselected course lines can also be placed in a floating state in erase operations.
  • FIG. 12 shows an alternative embodiment of an array arrangement for use in the subject invention. Those elements of the alternative embodiment that are similar to the FIG. 11 embodiment have the same numerical designation. This array arrangement also utilizes negative gate erase during erase operations. However, rather than having a separate control signal G 0 -G 7 for each of the eight Erase Blocks 0 - 7 , there is single control signal G common to all eight blocks. Other aspects of the FIG. 12 embodiment are the same as that of FIG. 111 with the exception of the differences noted in the following description. Thus, the FIG. 12 array arrangement is somewhat simpler to implement than is the FIG. 11 embodiment.
  • Table 6 shows the conditions for reading, programming and erasing the FIG. 12 array arrangement.
  • signal G is set to +5 volts so that all of the erase transistors T 0 -T 511 are turned off.
  • signal G is set to +11 volts so that all of the erase transistors are turned off.
  • the X Decoders stages 72 used in the FIG. 12 embodiment are the same used in the previously described FIG. 11 embodiment. Since the erase transistors T 0 -T 511 are in the same corresponding disabled state as in the FIG. 11 embodiment, the conditions created by the X Decoder Stages 72 in read and program operations are the same and need not be further described.
  • Erase Block 0 In erase operations, assume that Erase Block 0 is to be erased. Common signal G is set to ⁇ 12 volts and voltage V 0 associated with Erase Block 0 is set to ⁇ 10 volts. Thus, erase transistors T 0 -T 63 are turned on thereby connecting all of the word lines WL 0 -WL 63 of Erase Block 0 to ⁇ 10 volts. The deselected voltages, including V 1 are all set to ground potential. Thus, the remaining erase transistors T 63 -T 511 are all turned on thereby connecting all of the deselected word lines WL 64 -WL 511 to ground.
  • the selected source line SL 0 is set to voltage V A which, as previously noted, is typically +5 volts.
  • the deselected source lines, including source line S 1 are connected to voltage V B which, as also previously noted, is set to +3 volts, a voltage selected to be greater than the threshold voltage of the X Decoder Stage 72 P channel transistor 86 ( FIG. 13 ) and lower than voltage V A .
  • voltage V NISO is set to 0 volts thereby turning off transistor 86 of the X Decoder Stages 72 and isolating the N channel transistors 88 from the negative voltage applied to the word lines WL 0 -WL 63 of Erase Block 0 .
  • the bit lines common to all of the erase blocks are left floating. This combination of conditions will cause the cells of Erase Block 0 to be erased.
  • the deselected source lines can also be left floating. This approach is preferred since, as previously noted, a defect is a deselected erase block will not adversely affect the operation of the selected erase block.

Abstract

A flash memory array arrangement having a plurality of erase blocks which can be separately erased. The erase blocks have separate source lines, the state of which is controlled by a source line decoder. In array read, program and erase operations, the source lines of the deselected erase blocks, the blocks that are not being read, programmed or erased, are set to a high impedance level. If a cell in one of the deselected erase blocks is defective in some respect such that the cell is conducting leakage current, the high impedance source line associated with the cell will reduce the likelihood that the defective cell will prevent proper operation of the selected erase block.

Description

    CROSS-REFERENCE TO RELATED APPLICATION(S)
  • This patent application is a divisional of U.S. patent application Ser. No. 10/174,134, filed on Jun. 17, 2002; which is a divisional of U.S. patent application Ser. No. 08/928,957, filed on Sep. 12, 1997, now issued as U.S. Pat. No. 6,407,941, which is a continuation of U.S. patent application Ser. No. 08/606,215, filed on Feb. 23, 1996, now issued as U.S. Pat. No. 5,687,117; the specifications of which are hereby incorporated by reference.
  • BACKGROUND OF THE INVENTION
  • The present invention relates generally to semiconductor memory systems and in particular to a segmented non-volatile memory array having multiple sources so that blocks of the array can be erased separately and having improved source line decode circuitry.
  • BACKGROUND ART
  • Non-volatile semiconductor memory systems have become increasingly popular, including flash memory systems. FIG. 1 is a simplified diagram of the cross-section of a typical flash memory cell 10. Cell 10 is an N-channel device formed in a P-type substrate 12. An N-type drain region 14 is formed in substrate 12 as is an N-type source region 16. Source region 16 includes an N-type region 16A formed in the substrate 12 having an N+-type region 16B formed inside region 16A so as to form a graded source region 16.
  • The drain and regions source 14 and 16 are spaced apart from one another so as to form a channel region 12A in the substrate intermediate the two regions. A floating gate 18 is disposed above the channel region 12A and a control gate 20 is disposed above the floating gate 18. The floating gate is separated from the channel region 12A by a thin (100 Å) gate oxide layer 22. The floating and control gates 18 and 20 are typically both formed from doped poly silicon. The control gate 20 is separated from the floating gate 18 by an interpoly dielectric layer 24. Other than being capacitively coupled to other elements of cell 10, the floating gate 18 is electrically isolated from the rest of the cell.
  • Table 1 below shows typical conditions for performing program, read and erase operations (two approaches) on flash cell 10.
    TABLE 1
    SOURCE DRAIN CONTROL
    OPERATION (VS) (VD) GATE (VG)
    READ ground +1.5 volts  +5 volts
    PROGRAM ground   +6 volts +12 volts
    ERASE
    1 +12 volts float ground
    ERASE
    2  +5 volts float −10 volts
  • If cell 10 is in an erased state, the cell will have a threshold voltage, called an erased threshold voltage, which is typically approximately +2 volts. If the cell is in a programmed state, the cell will have a programmed threshold voltage of typically approximately +6 volts. In a read operation, the control-gate-to-source voltage of the cell is +5 volts as can be seen from Table 1, above. The drain 14 will be connected to a small positive voltage of typically +1.5 volts and the source 16 is grounded. Thus, if the cell 10 is in a programmed state, the cell will not conduct current in the read operation since the gate-to-source voltage of +5 volts is less than the programmed threshold voltage of +6 volts. If the cell is in an erased state, the gate to source voltage will exceed the erased threshold voltage so that the cell will conduct current. The presence or absence of cell current in a read operation is detected by a sense amplifier so that the state of the cell can be determined.
  • In order to program the flash cell 10, Table 1 indicates that the source 16 is grounded and the drain 14 is connected to +6 volts. The control gate 20 is connected to a high voltage such as +12 volts. The combination of conditions will cause electrons to travel from the source 16 towards the drain 14. Some of these electrons will possess sufficient energy to pass through the gate oxide 22 towards the positive voltage on the control gate 20. Those electrons, sometimes referred to as hot electrons, will be deposited on the floating gate 18 and will remain there until the cell 10 is erased. The presence of electrons on the floating gate 18 will tend to increase the threshold voltage of the cell, as previously noted.
  • Table 1 depicts two approaches for erasing a cell. The first approach (Erase 1), a cell is erased by floating the drain 14 and applying a large positive voltage, such as +12 volts, to the source 16. The control gate 20 is grounded. This combination causes electrons stored on the floating gate 18 to pass through the thin gate oxide 22 and to be transferred to the source 16. The physical mechanism for the transfer is commonly referred to as Fowler Nordheim tunneling.
  • The above conditions for erasing a cell (Erase 1) have been viewed by others as disadvantageous in that the large positive voltage (+12 volts) applied to the source region is difficult to implement in an actual memory system. First, the primary supply voltage VCC in a typical integrated circuit memory system is +5 volts and is provided by an external power supply such as a battery. Thus, one approach would be to include a charge pump on the memory integrated circuit which is also powered by the primary supply voltage VCC. However, a typical integrated circuit memory system may include a million or more cells all or a very large group of which will be erased at the same time. Thus, the charge pump circuit must be capable of providing relatively large amounts of current on the order of 20 to 30 milliamperes. This has been viewed by others as impractical thus necessitating the use of an a second external supply voltage for producing the +12 volts applied to the source region. This would typically preclude battery powered operation where multiple batteries, such as a +5 volt primary supply battery and a +12 volts battery, is not practical.
  • The application of the relatively high voltage of +12 volts has also been viewed as disadvantageous in that there was believed to be a tendency to produce high energy holes (“hot” holes) at the surface of the source region 16 near the channel region 12 a. These positive charges were said to have a tendency to become trapped in the thin gate oxide 20 and eventually migrate to the floating gate and slowly neutralize any negative charge placed on the floating gate during programming. Thus, over time, the programmed state of the cell may be altered. Other deleterious effects due to the presence of holes have been noted, including the undesired tendency to program non-selected cells.
  • The above-described disadvantages of the erase conditions set forth in Table 1 (Erase 1) have been noted in U.S. Pat. No. 5,077,691 entitled FLASH EEPROM ARRAY WITH NEGATIVE GATE VOLTAGE ERASE OPERATION. The solution in U.S. Pat. No. 5,077,691 is summarized in Table 1 (Erase 2). A relatively large negative voltage ranging from −10 to −17 volts is applied to the gate 22 during an erase operation. In addition, the primary supply voltage VCC of +5 volts (or less) is applied to the source region 16. The drain region 14 is left floating.
  • Although the source current remains relatively high, the voltage applied to the source is sufficiently low that the +5 volt primary supply voltage VCC can be used directly or the source voltage may be derived from the primary supply voltage using a series regulator or a resistive divider in combination with a buffer circuit. In either event, since the source voltage is equal to or less than the primary supply voltage, the large source currents required in erase operations can be provided without the use of charge pump circuitry. The high impedance control gate 20 of the flash cell draws very little current. Accordingly, the large negative voltage applied to the control gate 20 in the erase operation can be provided by a charge pump circuit. Thus, according to U.S. Pat. No. 5,077,691, only a single external power supply, the +5 volt supply for VCC, need be used.
  • In a flash memory system, the flash cells 10 are arranged in a cell array which typically includes several rows and several columns of cells. Each of the rows has an associated word line connected to the control gate 20 of the cells 10 located in the row. Each of the columns has an associate bit line connected to the drain 14 of each cell located in the column. The sources 16 of all of the cells of the array are usually connected in common, but as will be explained, the sources may be separately connected.
  • FIG. 2A is a simplified plan view of a conventional layout of a pair of flash cells 10A and 10B of a cell array. FIG. 2B is a schematic diagram of cells 10A and 10B of FIG. 2A. As can be seen in FIG. 2B, cells 10A and 10B have their respective sources connected in common. Typically, the two sources are actually a single source region shared by the two cells 10A and 10B. Cells 10A and 10B are located in a common array column and in separated rows. The column has an associated bit line BL0 which is connected to the drains of cells 10A and 10B. Cell 10A is in a row having an associated word line WL0 connected to its control gate 20 and cell 10B is in an adjacent row having its control gate 20 connected to an associated word line WL1.
  • The bit lines, including bit line BL0, extend vertically along the array and include an underlying diffusion component 26A of doped semiconductor material and an overlying metal line component 26B. The metal line component 26B makes electrical contact with the diffusion component 26A every two cells 10 by way of contacts 28. The source lines have a horizontal segment SLD0 which runs generally parallel to the word lines and is made of doped semiconductor material. The source lines also have a vertical segment SLM0 which runs generally parallel to the bit lines and is formed from metal. The horizontal and vertical components SLD0 and SLM0 are electrically connected by way of a contact 30 located at the intersection of the two segments every two rows of the array.
  • Cell 10A has its control gate 20 connected to horizontal word line WL0, a doped polysilicon line which extends across the array. Cell 10B has its control gate 20 connected to horizontal word line WL1 which also extends across the array. A flash cell (10A, 10B) is formed at the intersection of each of the word lines and bit lines.
  • FIG. 3A is a simplified plan view of the layout of a relatively small conventional flash cell array 32 and FIG. 3B is a schematic diagram of the FIG. 3A array. Array 32 is comprised of twelve rows, each having an associated horizontal polysilicon word line WL0-WL11. The array also has twelve columns, with each column having an associated metal bit line BL0-BL11. Array 32 also includes four vertical metal source lines SLM0-SLM3 which are connected in common to the six horizontal diffused source lines SLD0-SLD5. Each metal source line SLMN is connected to the diffused source lines SLDN every two rows. The metal source lines SLM are spaced every four columns. For example, adjacent metal source lines SLM0 and SLM1 are separated by four bit lines BL0-BL3.
  • The metal source lines SLM0-SLM3 are electrically connected together by circuitry (not depicted) external to array 32. Thus, all of the source lines of the array are nominally at the same electrical potential. However, the horizontal diffused source lines SLD0-SLD5 have a relatively high resistance, in comparison to the metal source lines. This high resistance can have an adverse impact upon memory operations, particularly programming and reading operations. The use of multiple metal source lines functions to reduce the overall source line resistance. However, each metal line occupies a significant amount of integrated circuit area so that the use of multiple metal source lines will increase the die area and thereby effectively increase the cost of manufacturing the cell array.
  • Flash memory systems are typically erased in bulk. That means that either all or a large part of the array are erased at the same time. By way of example, the entire array 32 of FIGS. 3A and 3B would be erased in a single operation. As indicated by Table 1, this can be accomplished by applying +12 volts to the common source lines SLM0-SLM3, grounding all of the word lines WLN0-WLN11 and floating all of the bit lines BL0-BL11.
  • There exist conventional memory arrays which provide the capability of erasing less than the entire array. This feature is particularly useful in many memory applications where it is desirable to retain some data stored in the memory while erasing and then reprogramming other data in the memory. The capability of erasing less than the entire memory is typically accomplished by electrically isolating the source lines of individual blocks of the memory array. A particular block is erased by applying a high voltage, such as +12 volts (Table 1) to the source line associated with the block being erased. The word lines of the block to be erased are grounded and the bit lines of the block are left floating. As is known, the word lines and source lines of the erase blocks not being erased, the deselected erase blocks, are grounded so that the cells in the deselected erase blocks are not erased.
  • In large memory arrays, there is an increased likelihood that one or more cells will be defective. There exists various techniques to correct or otherwise compensate for such defective cells so that the memory will continue to be functional. However, there are certain cell failure mechanisms that interfere with the operation of the remainder of the memory and thereby effectively prevent proper memory operation. This is especially true in memory arrays having separate erase blocks where a cell failure in one block may prevent proper operation of the remaining erase blocks.
  • The present invention is particularly applicable to large memory arrays having separate erase blocks. The large arrays can contain cells with certain failure modes which would ordinarily prevent proper operation of conventional memories, but which do not prevent operation of a memory using an array in accordance with the present invention. These and other advantages of the present invention will become apparent to those skilled in the art upon a reading of the following Detailed Description of the Invention together with the drawings.
  • SUMMARY OF THE INVENTION
  • An arrangement of flash memory cells including a plurality of erase blocks is disclosed. The erase blocks each include flash memory cells arranged into an array of rows and columns, with the cells in a column connected to bit lines common to each erase block and with the cells in a row connected to a common word line. Each of the erase blocks has either a single common source line or a group of common source lines.
  • The arrangement further includes a source line decoder circuit comprising a separate control transistor associated with each of the common source lines, with the control transistor having an input terminal connected to the associated source line and an output terminal connected to a common global source line and a control terminal for receiving a control signal that causes the transistor to switch between a conductive and non-conductive state. When a cell of a selected erase block is being read, programmed or erased, the control transistors associated with the other or deselected erase blocks are switched to the non-conductive state so that the associated source line will be at a high impedance level. The high impedance level will reduce the possibility that a defective cell present in one of the deselected erase blocks will interfere with the operation of the selected erase block.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a simplified cross-sectional view of a conventional flash memory cell.
  • FIG. 2A is a plan view of the conventional layout of a pair of flash memory cells.
  • FIG. 2B is a schematic diagram of the conventional pair of flash memory cells of FIG. 2A.
  • FIG. 3A is a plan view of the conventional layout of an array of flash memory cells.
  • FIG. 3B is a schematic diagram of the memory cell array of FIG. 3A.
  • FIG. 4 is a plan view of a layout of another embodiment of a segmented flash memory cell array arrangement.
  • FIG. 5 is a schematic diagram of showing an equivalent circuit for one of the erase blocks of the FIG. 4 array arrangement.
  • FIG. 6 is a schematic diagram showing an equivalent circuit for determining the worst case source line resistance for an exemplary cell of the FIG. 4 array arrangement.
  • FIG. 7 is a schematic diagram of another embodiment of a segmented flash memory cell array arrangement.
  • FIG. 8 is a diagram illustrating the layout of a flash memory cell array arrangement having eight separate erase blocks and depicting the location of the metal source connect lines and the metal source straps.
  • FIG. 9 is a schematic diagram of one embodiment of an erase source decoder circuit for use with an array having three erase blocks.
  • FIG. 10 is a schematic diagram of an alternative erase source decoder circuit in accordance with the present invention.
  • FIG. 11 is a block diagram of a segmented flash array arrangement utilizing negative gate erase techniques.
  • FIG. 12 is a block diagram of a further embodiment of a segmented flash array arrangement utilizing negative gate erase techniques.
  • FIG. 13 is a schematic diagram of one of the X Decoder Stages used in the array arrangements of FIGS. 11 and 12.
  • DETAILED DESCRIPTION OF THE INVENTION
  • Referring again to the drawings, FIG. 4 is a plan view of the layout of a portion of a segmented flash cell array 34 suitable for use in the present invention. Array 34 is comprised of cells 10 as depicted in FIG. 1. A typical array would be much larger than exemplary array 34. The array is divided into rows and columns. The cells 10 located in a particular row have their control gates all connected to an associated word line. The cells 10 located in a particular column have their drain regions connected to a particular bit line.
  • Array 34 includes three erase blocks (sometimes referred to as erase segments), Blocks 0-2, each of which has separate source lines that permit each of the erase blocks to be separately erased. Each erase block includes four separate rows of flash cells 10. By way of example, Blocks 0-2 includes four rows associated with word lines WL0-WL3, WL4-WL7 and WL8-WL11, respectively. Further, all of the erase blocks include a set of twelve common columns of cells, namely, the twelve columns associated with bit lines BL0-BL11. Thus, each of the erase blocks can be viewed as including an array of flash cells. Bit lines BL0-BL11 are common to all three erase blocks.
  • Array 34 is fabricated using a single metal layer process so as to simplify the fabrication process. As is well known, in a single metal layer process, it is not possible for two metal tracks to cross over one another. Typically, connections are made in one direction, such as the vertical direction, using metal tracks and in another direction, such as the horizontal direction, using non-metal tracks, such as doped semiconductor tracks.
  • The erase blocks each include a source line structure which is connected to all of the source regions of the cells located in the erase blocks. The source line structure includes a plurality of horizontal source lines which function to interconnect all of the source regions of cells located in one of the rows. The source line structure further includes vertical source lines and source straps which function to interconnect all of the source regions of cells located in one of the columns. The horizontal source lines are doped semiconductor source line segments intermediate two adjacent word lines. By way of example, Erase Block 2 includes a first horizontal doped semiconductor segment SD1 intermediate word lines WL10 and WL11 and a second doped segment SD2 intermediate word lines WL8 and WL9. The two doped source line segments SD1 and SD2 of Erase Block 2 extend across the entire width of the array and contact the common source regions of cells 10 on either side of the source line segments. Thus, for example, source line segment SD1 of erase Block 2 is connected to the common source regions of cell 10A and 10B in the rows associated with word lines WL11 and WL10, respectively, and to all of the other cells located in those rows. Doped source line segment SD2 is connected to the common source regions in the cell 10 located in the two rows associated with word lines WL8 and WL9.
  • The two doped source line segments SD1 and SD2 of Erase Block 2 are connected to a vertical metal source line SL2 by way of contacts 36A and 36B. Metal source line SL2 extends over Erase Blocks 0 and 1 and out of the array 34 so that the sources of the cells in Erase Block 2 can be connected to a source line decoder circuit (not depicted) external to the array 34. Line SL2 does not make contact with either erase Block 0 and 1.
  • FIG. 5 is a schematic diagram showing the series resistances associated with the doped source lines SD1 and SD2 of Erase Block 2. Source line SD1 is represented by series-connected resistors R1A-R15A of equal value, with each resistor representing the source line resistance between adjacent cell columns. Similarly, resistors R1B-R15B represent the source line resistance of doped source lines SD2. In order to reduce the adverse effects of such resistance, the doped segments are periodically connected together a fixed number of bit lines by a vertical metal track. In the FIG. 4 embodiment, the doped segments SD1 and SD2 of erase Block 2 are connected together at one location by metal source line SL2 intermediate bit lines BL7 and BL8. The diffused segments SD1 and SD2 are further connected together at a location intermediate bit lines BL3 and BL4 by a pair of metal source straps 38A and 38B. Preferably, the doped source lines are connected together by either a metal source line or a metal source strap every N number of bit lines, with N being equal to four in the FIG. 4 embodiment. Although two straps may be used at one location to simplify fabrication, the two straps are electrically equivalent to a single strap so that the second strap may be deleted. Similarly, source strap 38C is positioned adjacent metal source line SL2 and thus also does not function to reduce the resistance, but is present to simplify the manufacturing process.
  • As can be seen in FIGS. 4 and 5, each erase block is provided with multiple source lines. The metal source lines extend out from the array 34 and are electrically connected together and to a source line decoder circuit (not depicted) which permits a selected erase block to be erased. As can be seen in FIGS. 4 and 5, Erase Block 2 includes the previously-described metal source line SL2 and an edge metal source line SL2E which is electrically connected to the two doped source lines SD1 and SD2 at the edge of array 34. The edge metal source lines SLE2 is electrically connected to metal source line SL2 outside the array, typically near the source line decoder circuit.
  • Erase Block 1 (FIG. 4) includes four rows of cells 10 associated with word lines WL4-WL7 and a pair of doped source lines SD3 and SD4. Lines SD3 and SD4 are connected together at one location intermediate bit lines BL3 and BL4 by a metal source line SL1. Metal source line SL1 extends over, but does not make electrical contact with, erase Block 0 and extends out of the array 34 for connection to the source line decoder circuitry external to the array 34.
  • Erase Block 1 further includes a metal source strap 38D located four bit lines over from metal source line SL1 and adjacent to bit line BL0. A further metal source strap 38E is located four bit lines away in the opposite direction, intermediate bit lines BL7 and BL8. Another metal source strap 38F is located another four bit lines away adjacent bit line BL11. Finally, a second metal source line SL1E, located at the edge of the array, functions to connected the doped source lines SD4 and SD5 together and to the source line decoder external to the array.
  • Erase Block 0 includes a pair of doped source lines SD5 and SD6 which are associated with four rows of cells 10. Each row has an associated word line WL0-WL3. Block 0 includes the same twelve columns as are present in Blocks 1 and 2 including the columns associated with bit lines BL0-BL11. A first metal source line SL0A is connected to the doped source line segments SD5 and SD6 at a location adjacent bit line BL0. A second metal source line SLOB located adjacent bit line SL0B is located at the other end of the array adjacent bit line BL11. Since the two metal bit lines SL0A and SLOB are located at the opposite ends of that array, it is not necessary to provide edge metal source lines, such as lines SL0E and SL1E used in connection with Blocks 0 and 1. Erase Block 0 includes a first metal source strap 38F located adjacent bit line BL3 and a second metal source line 38G, both interconnecting the diffused source lines SD5 and SD6.
  • As previously noted, the metal lines of the array occupy a significant amount of chip area. Thus, in order to reduce the amount of area occupied by the metal source lines and the metal source straps, the two lines and straps are positioned in vertical alignment where possible. By way of example, metal source line SL1 and metal source strap 38B are in alignment so that the horizontal area occupied is reduced. As a further example, metal source line SL0A and metal source strap 38D are aligned so as to conserve space.
  • The FIG. 5 diagram of Erase Block 2 illustrates that no cell is more than two bit lines BLN away from either metal source line going to the outside (as SL2E or SL2) or a strap (as 38A or 38B). This limits the maximum source line resistance for a worst case cell 10, such as cell 10C, to less three time R, where R is equal to the value of any of the individual source line resistances R1A-R15A. The metal source straps 38 interconnecting the doped source lines SD1 and SD2 function to further reduce the maximum source line resistance. The metal source straps and the metal source lines are located such that they alternate a fixed number of bit lines, such as four bit lines in the FIGS. 4 and 5 embodiment.
  • It can be seen from examination of the FIG. 5 array that cell 10A will have a source line resistance not greater than the value of equivalent resistor R1A. Other cells 10 of the array will have a greater resistance, with the overall performance of the array being limited by the cell with the worst case resistance. FIG. 6 is a schematic diagram of an equivalent circuit of a portion of erase Block 2 of the FIGS. 4 and 5 array. Exemplary cell 10C is shown since this cell is located such that it is among the cells which will have the largest source line resistance. Cell 10C is disposed three equivalent resistances (R1A-R3A) away from metal source line SL2E hence the resistor value 3R is shown connected between the cell and the source line. Cell 10C is further disposed two equivalent resistances (R4A-R5A) away from metal source strap 38A/38B hence the value 2R shown connected to the cell. The strap 38A/38B is shown connected to the metal source line SL2 by way of parallel resistors SR which represent equivalent resistors R6A-R10A and R6B-R10B, respectively. Finally, equivalent resistor SR representing resistors R1B-R5B, is shown connected metal source line SL2E and metal strap 38A/38B. The two metal source lines SL2E and SL2 are connected together by a line 40 external to array 34.
  • The total effective resistance between the source of cell 10C and the source line SL for erase Block 2 can readily be calculated using simple arithmetic. The total effective resistance is equal to parallel combination of 3R∥(2R+5R/3). This gives an effective approximate equivalent source resistance of 1.6R. If the metal source strap were deleted, the worst case cell would be cell 10E, with an equivalent source resistance of approximately 2.5R.
  • FIG. 7 depicts a portion of another array 42 in suitable for use in the present invention. Only a corner portion of the array is depicted, including a portion of an Erase Block 0 and an Erase Block 1. Erase Block 1 has one metal source line SLN depicted, with there being additional metal source lines also associated with Block 1. Erase Block 0 has one metal source line SLN+1 depicted, with there being additional metal source lines associated with Block 1. Those lines, which extend over Block 0 but do not make contact to Block 0, are also not depicted in that portion of array 42 shown in FIG. 7.
  • As was the case with the FIG. 4 array, the doped source lines of each erase block are connected together every four bit lines by either a metal source line or by a metal source strap. By way of example, erase Block 0 has two associated doped source lines SDN and SDN+1 which are connected together by metal straps 38 and source lines SLN+1 every four bit lines.
  • In a typical flash cell array, cells located at the edge of the array are much more subject to processing variations than the cells not located at the edge. Because of this, it is common to refrain from using the cells at the array edge. Such cells, which extend around the perimeter of the array, are sometimes referred to as dummy cells. Array 42 is surrounded by dummy cells including the two columns of cells depicted in FIG. 7 at one edge of the array and two columns not depicted at the opposite edge of the array. The depicted columns are associated with bit lines BLX and BLY. In addition, array 42 includes two rows of dummy cells located at opposite edges of the array, including two rows not depicted and two rows shown in FIG. 7. The depicted rows are associated with word lines WLX and WLY.
  • The dummy cells have doped source lines which interconnect the source regions of the dummy cells. The doped source lines include lines SDZ1-SDZ5 of the two dummy columns and lines SDX and SDY of the two dummy rows. Typically, the bit lines BLX and BLY are not accessed since the dummy cells are not supposed to be programmed. If the source lines of the dummy cells, such as source line SDZ5 were to be connected to the source lines of the array, such as line SDN, the dummy cells would be erased when the array is erased. Since the dummy cells cannot be programmed but would otherwise be erased, the dummy cells are likely to become overerased so that they will conduct cell current even when the associated word line is grounded. The flow of current through an overerased cell will usually prevent proper operation of the array. In order to ensure proper operation of the array, the doped source lines of the dummy rows should not be in electrical contact with the doped source lines of the corresponding rows of the functional cells of the array. By way of example, diffused source line SDN of the rows associated with word lines WLN and WLN+1 does not extend to the diffused source line SDZ5. In addition, the dummy cells located in the dummy rows would have a tendency to be erased when functional cells located in the same column are repetitively programmed. This phenomenon is sometimes referred to as bit line disturb where the dummy cells sharing a bit line with functioning cells would have some tendency to become overerased and thus become leaky. In order to reduce the likelihood of this occurring, the length of the source lines of the dummy cells are made short so as to minimize the possibility of a leakage path between bit lines. By way of example, source lines SDX and SDY of the two dummy rows are not connected so as to minimize any adverse effects of bit line disturb.
  • FIG. 8 show a further embodiment of an array 44 in showing essentially only the source line connections. Array 44 is comprised of eight erase Blocks 0-7, with each of the erase blocks having 128 rows of flash cells. Thus, array 44 has a total of 1024 rows of cells. Array 44 also has 1024 columns of cells so that the total array capacity is one Megabit. Each erase block can be considered an array of cells having 128 rows and 1024 columns. As can be seen from FIG. 8, erase Blocks 0-3 and erase Blocks 4-7 are mirror images of one another.
  • Each of the erase blocks has several vertical metal source lines SLN which are electrically connected to all of the horizontal doped source lines (not depicted) of the erase block. The metal source lines SLN are provided a minimum of every 64 bit lines for each erase block, with the variation being due to the presence of edge metal bit lines. By way of example, Erase Block 4 will have 16 metal source lines, including lines SL4A, SL4B, SL4C . . . and SL4O. Each of the erase blocks also includes several metal source straps which electrically connect all of the diffused source lines of the erase block together. Erase Block 4 includes, for example, metal straps 46A-46I. The metal source straps are internal to the erase blocks and do not extend past the edges of the associated erase block. There are typically three metal source straps intermediate adjacent metal source lines so that there is either a metal source strap or a metal source line located every 16 bit lines of each erase block.
  • The metal source lines SL4A-SL40 of Erase Block 4 extend over Erase Blocks 5-7 and away from array 44 where they are connected together to form a common source line for Erase Block 4. The metal source lines from Block 4 extend over the other blocks along a path which is parallel with the bit lines of the block and orthogonal to the word lines. As will be explained, the metal source lines from Erase Block 4 (and the other erase blocks) are coupled to a source lined decoder circuit external to array 44 (not depicted).
  • Erase Block 5 includes metal source lines SL5A-SL5 which are also spaced apart about every 64 bit lines. The metal source lines of Erase Block 5 extend over Erase Blocks 6 and 7 and out of array 44 where they are electrically connected to the source line decoder. Erase Block 5 also includes metal source straps 48A-48I. The straps, like the straps of Block 4, interconnect all of the horizontal doped source lines of Block 5. There are typically three metal source straps intermediate adjacent metal source lines, with there being either a metal source line or a metal source strap every sixteen bit lines.
  • Erase Blocks 6 and 7 include metal source lines (SL6A-SL6P and SL7A-SL7P, respectively) and metal source straps (50A-50I and 52A-52I, respectively) which are positioned in the same manner as the lines and straps in Blocks 4 and 5. Note that the location of the metal source straps are selected so that they generally align with the metal source lines of adjacent erase blocks. By way of example, metal source straps 52B, 50B, and 46B of Erase Blocks 7, 6 and 4, respectively, are generally aligned with metal source line SL5B of Block 5. As a further example, metal source straps 46C, 48C and 50D are generally aligned with metal source line SL7B.
  • As previously noted, Blocks 0-3 and Blocks 4-7 are arranged so that they are mirror images of one another. The metal source lines of Blocks 0-3 all extend toward the lower edge of array 44 and the metal source lines of Blocks 4-7 all extend in the opposite direction towards the top edge of the array. By dividing the erase blocks into two groups of blocks with each group of blocks having metal source lines extending in the opposite direction, a reduction in the amount of chip area occupied by the metal source lines is reduced. By way of example, metal source line SL3C of Erase Block 3 and metal source line SL4C of Erase Block 4 can be made to occupy the same vertical path on array 44 since they extend in opposite directions.
  • FIG. 9 is a schematic diagram of an exemplary section of one embodiment of an erase source decoder circuit 54 which can be used in connection with an array having a total of three erase blocks. Circuit 54 includes a set of N channel source line decode transistors 56, 58 and 60 connected to the respective source lines of the array. The function of the decode transistors is to connect the source lines coming from a common selected erase block of the array to the same desired potential/condition and to connect the source lines from the deselected erase blocks to a desired potential/condition.
  • By way of example, the source lines from Erase Block 0, including depicted lines SL0A and SL0B are connected to decode transistors 56A and 56B, respectively. Transistors 56A and 56B, and other decode transistors not depicted which are connected to any additional source lines of Erase Block 0 and have their gates connected to a common line which carries control signal S0. Source lines from Erase Block 1, including depicted lines SL1A and SL1B, are connected to decode transistors 58A and 58B, respectively. Transistors 58A and 58B, and any other transistors not depicted which are connected to any additional source lines of Erase Block 1, have their gates connected to a common line which carries control signal S1. Erase Block 2 has one source line SL2A depicted in FIG. 9 which is connected to transistor 60. A control line carrying signal S2 is connected to the gate of transistors 60 and to the gate of any additional decode transistors which receive other source lines of Erase Block 2. All of the transistors of source decoder circuit 54 controlled by control signals S0, S1 and S2 have their source electrodes connected to a common Global Source line.
  • Each of the source lines of Erase Blocks 0, 1 and 2 are also connected to separate N channel transistors 64, 66 and 68 which function to selectively connect the source lines to a common Deselected Source Bus. As will be explained, the Deselected Source Bus may be set to some voltage or may be grounded. By way of example, transistors 64A and 64B are connected to source lines SL0A and SL0B of Erase Block 0. The gates of transistors 64A and 64B are controlled by signal {overscore (So)} which is the complement of signal S0. Source lines SL1A and SL1B of Erase Block 1 are connected to transistors 66A and 66B, respectively, with transistors 66A and 66B having their gates connected to a common line which carries signal {overscore (S1)}, the complement of signal S1. Transistor 68 is controlled by signal {overscore (S2)}, the complement of signal S2, and is connected to source line SL2A of Erase Block 2.
  • Table 2 below shows the manner in which the source decoder circuit 54 is controlled in basic memory operations. In a memory read operation, all of the source lines of all of the erase blocks are to be connected to ground. Thus, as can be seen from Table 2, signals S0, S1 and S2 are made active (connected to voltage VCC) so that transistors 56A, 56B, 58A, 56B and 60 are all rendered conductive. The Global Source signal is brought to ground level so that all of the source lines of the array (SL0, SL1 and SL2) are at ground level.
    TABLE 2
    ERASE SOURCE DECODER
    READ PROGRAM ERASE
    SIGNAL (BLOCK 0) (BLOCK 0) (BLOCK 0)
    S0 +5 volts   +5 volts   +12 volts
    S1 +5 volts   +5 volts      0 volts
    S2 +5 volts   +5 volts      0 volts
    {overscore (S0)} 0 volts 0 volts    0 volts
    {overscore (S1)} 0 volts 0 volts +12 volts
    {overscore (S2)} 0 volts 0 volts +12 volts
    GLOBAL 0 volts 0 volts +10 volts
    SOURCE
    SL0
    0 volts 0 volts +10 volts
    SL1 0 volts 0 volts    0 volts
    SL2
    0 volts 0 volts    0 volts
  • Table 3 below shows the conditions for the other portions of the array, including word lines and bit lines, for carrying out memory read, program and erase operations. Although the erase mechanism described utilizes a grounded gate, negative gate erase could also be used as will be described. As can be seen from Tables 2 and 3, and as noted above, in memory read operations, the selected source line (the source lines of the erase block containing the cells to be read) are grounded as are the deselected source lines (the source lines of the other erase blocks). This is accomplished by setting signals S0, S1 and S2 to +5 volts which causes transistors 56A, 58A, 60, 56B and 58A to be conductive thereby connecting all three source lines SL0, SL1 and SL2 to the Global Source line. The Global Source line is at ground potential so that all of the source lines are grounded. Signals {overscore (S0)}, {overscore (S1)} and {overscore (S2)} are all at ground potential during read operations so that transistors 64A, 66A, 68, 64B and 66B are off.
    TABLE 3
    FUNCTION READ PROGRAM ERASE
    SELECTED +5 volts +11 volts N/A
    WORD LINE
    DESELECTED   0 volts    0 volts    0 volts
    WORD LINE
    SELECTED BLOCK
    DESELECTED
      0 volts    0 volts    0 volts
    WORD LINE
    DESELECTED BLOCK
    SELECTED +1 volt Data = 0 N/A
    BIT LINE  +6 volts
    Data = 1
       0 volts
    DESELECTED float float float
    BIT LINE
    SELECTED   0 volts    0 volts +10 volts
    SOURCE LINE
    DESELECTED   0 volts    0 volts    0 volts
    SOURCE LINE
  • In addition, the word line associated with the cells being read (the selected word line) is connected to +5 volts and all of the other word lines in the array are grounded. The bit lines of the cells being read (eight cells if the memory word length is eight bits) are connected to a small positive voltage such as +1 volt. All other bit lines of the array are left floating, as can also be seen from Table 3. This combination of conditions will cause the selected cells to either conduct or not conduct current based upon their programmed state.
  • In order to program a cell (or cells), a relatively large positive voltage of +11 volts is applied to the word line associated with the cell being programmed. All of the other word lines of the array, including those in the same erase block, are grounded. The bit line of the cell to be programmed is connected to +6 volts. If the cell is to be left in the erased state, the bit line is connected to +1 volt. As shown in Table 3, the deselected bit lines are all left floating during programming operations.
  • As previously noted, one feature of the present invention is to provide an array which contains separate erase blocks which can be independently erased. Table 2, above, shows the conditions of the erase source decoder when an exemplary erase block, Erase Block 0, is being erased. The Global Source line is set to +10 volts. In addition, signal S0 is set to +12 volts so that transistors 56A and 56B have sufficient gate voltage to apply the +10 volts present on the Global Source line to the source lines SL0A and SL0B associated with the selected erase block, Erase Block 0. The deselected source lines, those associated with the other erase blocks, are all grounded by setting signals {overscore (S1)} and {overscore (S2)} to +12 volts thereby turning on transistors 66A, 68, 66B. In addition, the Deselected Source Bus is grounded so that the deselected source lines SL1A, SL1B and SL2A are all at ground potential.
  • Table 3, above, shows the conditions of the remainder of the array in erase operations. All of the word lines, including those of the erase block being erased and the other erase blocks, are grounded. In addition, all of the bit lines of the array are left floating. Under these conditions, all of the cells in Erase Block 0 will be erased.
  • Table 3 illustrates one set of conditions for reading, programming and erasing a flash array. In that example, a cell is erased by connecting the selected source line to +10 volts, the selected word line to ground and floating the selected bit line. As previously noted, negative gate erase techniques could also be used where a negative voltage is applied to the word line of the cells being erased. That voltage is typically −10 volts to −17 volts as previously described. The bit line is left floating and a relatively small voltage VA, such as +5 volts, is applied to the source line of the erase block. As will be explained, the deselected source lines are left floating rather than being grounded as is done in conventional arrays having separate erase blocks. By floating the deselected source lines, certain defects can exist in one erase block which do not interfere with the operation of the remaining erase blocks.
  • FIG. 10 depicts an alternative source line decoder in accordance with the present invention. Table 4 below shows the various signals used in the FIG. 10 decoder, when the decoder is used in connection with an array utilizing negative gate erase. Referring to FIG. 10, each erase block has a separate source line SL0, SL1, SL2 connected to a separate transistors 70A, 70B and 70C, respectively of the decoder. Transistors 70A, 70B and 70C are controlled by signals S0, S1 and S2, respectively. In the event the erase blocks have more than one source line, additional decode transistors are included. Thus, for example, if Erase Block 0 were to have additional source lines, they would each be connected to a transistor controlled by signal S0.
    TABLE 4
    ERASE SOURCE DECODER
    READ PROGRAM ERASE
    SIGNAL (BLOCK 0) (BLOCK 0) (BLOCK 0)
    S0 +5 volts   +11 volts    +11 volts   
    S1 0 volts 0 volts 0 volts
    S2 0 volts 0 volts 0 volts
    GLOBAL 0 volts 0 volts VA
    SOURCE
    SL0 float float VA
    SL1 float float float
    SL2
    0 volts 0 volts float
  • As can be seen from Table 4, when cells in Erase Block 0 are to be read, signal S0 is set to +5 volts thereby turning on transistor 70A (and any other transistors that may be connected to a source line of Erase Block 0). Signals S1 and S2 remain at ground level so that the transistors connected to the remaining erase blocks, including transistors 70B and 70A, are left off. Thus, the source lines of all of the deselected erase blocks are floating. Conducting transistor 70A will connect the source line SL0 of Erase Block 0 to the Global Source line which is, in turn, connected to ground. A positive voltage of +5 volts is connected to the word line associated with the cells being read and the bit lines are connected to a small positive voltage of typically +1 volts. This will cause current to flow or not to flow in the cells being read depending upon whether the cells are in an erased or programmed state. Table 3, above, shows the conditions for the deselected word lines and bit lines during read operations.
  • In a programming operation where cells in Erase Block 0 are to be programmed, Table 4 indicates that transistor 70A is turned on and transistors 70B and 70C are left off. The Global Source line is set to ground potential so that transistor 70A will cause the source line SL0 to be at ground potential. The deselected source lines SL1 and SL2 will be floating. The word line associated with the cells being programmed is set to a relatively large positive voltage of typically +11 volts. Since this voltage (+11 volts) is generated for programming, the voltage is available for generating signal S0 used to on transistor 70A. Signal S0 could also be +5 volts since transistor 70A is switching at a voltage near ground potential. Further, the bit line associated with the cells to be programmed will be set to a medium level voltage such as +6 volts. If the cell is to be left in the erased state, the associated bit line is grounded. This combination of conditions will permit the selected cells of Erase Block 0 to be programmed.
  • Continuing, Table 4 indicates that all the cells of Erase Block 0 are erased by setting signals S0, S1 and S2 such that transistor 70A of the FIG. 10 erase decoder is made conductive and the remaining transistors 70B and 70A are off. The Global Source line is set to a relatively low positive voltage VA which is typically approximately +5 volts or some other value which will not be so large as to result in cell voltage break down. Thus, source line SL0 of Erase Block 0 will be at voltage VA and the source lines of the remaining erase blocks, lines SL1 and SL2 will be floating. The word lines of Erase Block 0 are all set to a relatively large negative voltage, such as −10 volts, and the bit lines of the array are all left floating. This will result in all of the cells of Erase Block 0 being erased by way of the previously-described negative gate erase technique.
  • It is possible that a failure of a cell in one erase block will adversely affect operation of the remaining erase blocks. Under certain conditions, a flash cell will conduct current when it should be non-conducting. By way of example, if a cell has been over erased, the cell will have a negative threshold voltage so that the cell will conduct even when the gate-source voltage is 0 volts. Other conditions may occur which will cause a cell to be “leaky” and conduct current when the cell should be non-conductive. When a cell of a deselected erase block is improperly conducting current, the cell has a tendency to clamp the bit line voltage to the source voltage. This can cause the bit line voltage to approach ground potential should the source lines of the deselected erase blocks be set to ground potential as is illustrated in Tables 2 and 3, above. Since the bit lines are common to all of the erase blocks in an array, a defective cell in one block will have a tendency to interfere with the reading, programming and erasure of the other blocks. By floating the source lines of deselected erase blocks during program or read, as shown in Table 4, the adverse effects of a leaky or over erased cell in the deselected blocks on the cells of selected erase blocks will be greatly reduced.
  • FIG. 11 depicts a flash cell array arrangement using word line control circuitry for carrying out negative gate erase. Exemplary Erase Blocks 0-1 are depicted, with there being a total of eight erase blocks, including Erase Blocks 2-7 which are not shown. Each erase block has sixty-four word lines WL, a set of bit lines BL common to all of the erase blocks and separate source lines (not depicted). The word lines are grouped in eights, with each group of eight being connected to a separate X Decoder Stage 72. The functionality provided by X Decoder Stages 72 is conventional. By way of example, FIG. 6 of the previously noted U.S. Pat. No. 5,077,091 discloses a decoder stage which provides the same output signals as provided by X Decoder Stages 72. Exemplary X Decoder Stage 72A is connected to word lines WL0-WL7. There are a total of 512 word lines WL0-WL511, with word lines WL0-WL63 being associated with Erase Block 0 and word lines WL64-WL127 being associated with Erase Block 1 and the remaining word lines WL12B-WL511 being associated with the remaining six erase blocks that are not depicted.
  • Each of the word lines WL0-WL511 also has a separate respective P channel erase transistor T0-T511 connected to it, with the transistors associated with one of the erase blocks being controlled by a common control signal. Thus, erase transistors T0-T63 of Erase Block 0 have their gates connected to a line that carries control signal G0 and erase transistors T64-T127 of Erase Block 1 have their gates connected to a common line that carries control signal G1. In addition, all of the erase transistors associated with an erase block have their sources connected to a common voltage line. Thus, for example, erase transistors T0-T63 are all have their sources connected to a common line that carries a voltage V0.
  • The details of the X Decoder Stages 72 of FIG. 11 are shown in FIG. 13. As will be explained in greater detail, the X Decoder Stages 72 provide outputs which are either at a positive voltage equal to the X Decoder Stage 72 supply voltage VP, ground potential or a high impedance (at least more than 10 k Ω). The high impedance state of the X Decoder Stages 72 is used when the erase transistors T0-T511 function to apply a negative voltage to the word lines of an erase block during an erase operation, as will be explained in greater detail.
  • The conditions for carrying out read, program and erase operations on the FIG. 11 array arrangement are set forth in Table 5, below.
    TABLE 5
    FUNCTION READ PROGRAM ERASE
    G0 +5 volts +11 volts −12 volts
    V0 +5 volts +11 volts −10 volts
    G1 +5 volts +11 volts    0 volts
    V1 +5 volts +11 volts    0 volts
    X-DECODER +5 volts +11 volts    0 volts
    SUPPLY VP
    WL-BLOCK 0 selected selected −10 volts
    (SELECTED +5 volts +11 volts
    BLOCK) deselected deselected
      0 volts    0 volts
    WL-BLOCK 1   0 volts    0 volts 0 − VT
    (DESELECTED
    BLOCKS)
    SL0   0 volts    0 volts VA
    SL1   0 volts    0 volts VB
    (DESELECTED float float float
    SOURCES)
    VNISO −2 volts  −2 volts    0 volts

    Erase Block 0 is the selected erase block in the Table 5 example. As can be seen from Table 5, if a memory read operation is to occur in Erase Block 0, all of the control signals connected to the gates of the P channel erase transistors T0-T127 (and the erase transistors T128-T511 not depicted) are connected to a positive voltage of +5 volts. That includes signal G0 associated with the selected Erase Block 0 and signal G1 associated with the deselected Erase Block 1. In addition, the voltages V0 and V1 applied to the drains of the P channel erase transistors are all set to +5 volts. The positive voltages applied to the erase transistors causes the transistors to be non-conductive. Accordingly, the state of the word lines will be determined by the X Decoder Stages 72 during memory read operations.
  • Referring again to FIG. 13, further details of the X Decoder Stage 72 will now be described. The entire X Decoder, which is not depicted, functions to receive nine of the sixteen address bits for the array and decodes those address bits so as to select one of the 512 word lines in memory read and programming operations. The remaining address bits for the memory are used by a Y Decoder (not depicted) to select the appropriate bit lines. X Decoder Stages 72 represent the output portion of the X Decoder for the array. Each X Decoder Stage 72 is associated with eight word lines so that there will be a total of sixty-four X Decoder Stages 72, with eight X Decoder Stages 72 being associated with each of the eight erase blocks. The exemplary FIG. 13 circuitry for X Decoder Stage 72A is associated with eight word lines WL0-WL7 of Erase Block 0.
  • In order to select one of the 512 word lines, each of the X Decoder Stages 72 receives a total of twenty-four predecode signals. These predecode signals are developed by predecoding circuitry (not depicted) which receives the nine address bits supplied to the X Decoder and converts the nine address bits to twenty-four predecode signals, including signals XA0-XA7, XB0-XB7 and XCH0-XCH7. Signals XA0-XA7 and XB0-XB7, are used in combinations of two to select one of the sixty-four X Decoder Stages 72. Signals XCH0-XCH7 are provided to each of the sixty-four X Decode Stages 72 to select one of the eight word lines associated with each stage. By way of example, X Decode Stage 72A of FIG. 13 receives predecode signals XA0 and XB0 which function to select that stage from the sixty-four stages. Stage 72A also receives predecode signals XCH0-XCH7 which are used to select one of the eight word lines WL0-WL7 associated with Stage 72A.
  • The construction and operation of exemplary X Decode Stage 72A of FIG. 13 will now be described since such description is helpful in understanding Table 5. Predecode signals XA0 and XB0 are connected to the inputs of a NAND gate 74, the output of which is connected to a level shifting pass transistor 76 which will pass any voltage having a magnitude which is below the supply voltage VCC connected to its gate. Pass transistor 76 is, in turn, connected to a total of eight additional pass transistors, including N-channel transistor 78A associated with decode circuitry for word line WL0 and including N channel transistor 78B associated with decode circuitry for word line WL7.
  • Transistor 78A has its gate connected to receive predecode signal XCH0, with predecode signal XCH0 also being connected to the gate of a P channel transistor 80A. Transistor 80A is connected between transistor 78A and the X Decoder supply voltage VP. Transistors 78A and 80A are connected to a common node 79A which is near ground potential when predecode signals XA0, XB0 and XCH0 are all at a high level, otherwise node 79A is at a high level. Node 79A is connected to the common gate connection of a P channel transistor 84A and an N channel transistor 88A. These transistors form an inverting stage, the output of which is connected to word line WL0. Transistor 84A is connected between the X Decoder supply voltage VP and the inverting stage output and transistor 88A is connected between the output, by way of a P channel transistor 86A, and the circuit common. As will be explained, transistor 86A functions to protect N channel transistor 88A from the negative voltage which is present on the word line WL0 during erase operations.
  • In addition to being connected to word line WL0, the output of the inverting stage is connected to the gate of a feedback P channel transistor 82A, with transistor 82A providing positive feedback which pulls the input of the inverting stage, node 79A, towards supply voltage VP when the output of the inverting stage, WL0, goes low. This ensures that node 79A will be pulled up to a sufficiently high voltage to turn off P channel transistor 84A.
  • The remaining seven sections (only the last section is depicted) of X Decoder Stage 72A for driving word lines WL1-WL7 are also connected to the output of NAND gate 74 and pass transistor 76. Otherwise, the construction of the sections is the same. The seven sections each receive respective ones of predecode signals XCH1-XCH7, so that one of the eight word lines WL0-WL7 can be selected.
  • Returning to the description of a read operation (Table 5 and FIG. 11) in connection with Erase Block 0, the signals G0-G7 applied to the gates of all of the P channel erase transistors T0-T127 (and those not depicted) are set to +5 volts. Thus, the transistors will be non-conductive. In addition, the X Decoder supply voltage VP is set to +5 volts. A read address is decoded causing predetermined predecode signals to become active. Assuming, for example, that a cell associated with word line WL7 is to be read, the predecode signals XA0 and XB0 will go high thereby selecting X Decoder Stage 72A. This will cause the output of pass transistor 76 to go low (FIG. 13). In addition, predecode signal XCH7 Will go high thereby turning on pass transistor 78B and causing node 79B to go low. The remaining predecode signals, XCH0-XCH6 will remain low. Transistor 84B will turn on so as to pull up selected word line WL7 to voltage VP, which is set to +5 volts. Note that voltage VNISO is set to −2 volts (Table 5) thereby causing P channel transistor 86B to be conductive. However, since transistor 88B is off, the word line WL7 voltage will still be +5 volts.
  • As indicated in Table 5, the deselected word lines in the selected Erase Block 0 are set to ground potential. This is accomplished by the nine bit address causing the X Decoder to set the predecode signals XCH0-XCH6 to a low value, as previously noted. Thus, for example, signal XCH0 will cause transistor 78A to turn off thereby isolating node 79A from the low output of NAND gate 74. Signal XCH0 will also cause transistor 78A to become conductive and pull node 79A up to voltage VCC less the threshold voltage of transistor 79A. This will cause transistor 88A to become conductive, thereby causing the voltage on word line WL0 to drop. This, in turn, will cause transistor 82A to turn on thereby pulling node 79A up further to voltage VP. As previously noted, voltage VNISO is set to −2 volts so that transistor 86A will also be conductive. Accordingly, transistors 86A and 86B will both be conductive and will pull word line WL0 down to ground potential as will the corresponding transistors associated with deselected word lines WL1-WL6 of Erase Block 0.
  • With respect to the deselected word lines of the remaining erase blocks, Table 5 indicates that these word lines are also set to ground potential. For all of these deselected erase blocks, the predecode signals XA and XB will such that the output of the corresponding NAND gate 74 output will be at a high level. For those deselected word lines where predecode signal XCH7 is used, that predecode will be at a high level in the present example so that transistor 78 will be on thereby connecting the high output of NAND gate 74 to node 79. For those selected word lines where predecode signals XCH0-XCH6 are used, those predecodes will be at a low level. This will cause the associated transistor 78 to be off thereby isolating node 79 from the output of the NAND gate 74. In addition, associated transistor 80 will be turned on by the low level predecode so that node 79 will be pulled up to voltage VP. In either case, a high voltage at node 79 will cause the associated word line to be at ground potential.
  • As indicated by Table 5, in read operations, the selected source line, SL0 for Erase Block 0, is grounded. The source lines of the remaining Erase Blocks 1-7, including source line SL1, can also be grounded as shown in Table 5. However, it is an objective of the present invention to cause the deselected source lines to be left floating, as also shown in Table 4. This can be accomplished, for example, using the source decoder circuit of FIG. 9. With the array configured as described, a selected cell (or group of cells) associated with a word line (such as line WL7) of Erase Block 0 can be read.
  • Table 5 also shows the conditions for programming a cell or group of cells of the FIG. 11 array arrangement. Again, all of the P channel erase transistors T0-T511 are turned off since control signals G0 and G1 (and signals G2-G7 not depicted) are all set to a positive voltage (+11 volts). The X Decoder 72 supply voltage V2 is set to +11 volts and the decoding circuitry is caused to apply this voltage to the selected word line based upon the address being used in the programming operation. Thus, for example, if word line WL7 is the selected word line, predecode signals XA0, XB0 and XCH7 (FIG. 13) are all at a high level so that transistor 84B will pull word line WL7 up to voltage VP set to +11 volts.
  • The deselected word lines WL0-WL6 of selected Erase Block 0 are set to ground potential in the programming operation since the predecode signals XCH0-XCH6 associated with the deselected word lines will be at a low level. Voltage VNISO is set to −2 volts according to Table 5 therefore both transistors 86B and 88B will be turned on connecting these deselected word lines to ground as was the case during read operations. In addition, the word lines of the deselected erase blocks will be at ground potential for the same reasons previously set forth in connection with the description of an exemplary read operation. However, it is again an object of the present invention to have the source line of the deselected erase blocks be left floating in programming operations as is the case of these source lines during read operations.
  • In erase operation, a single erase block of the array may be erased as previously described. As can be seen in Table 5, if Erase Block 0 is the selected block to be erased, signal G0 is set to −12 volts thereby turning on erase transistors T0-T63 (FIG. 12). In addition, voltage V0 is set to −10 volts so that all sixty-four word lines of Erase Block 0 are connected to −10 volts by the associated erase transistor T0-T63.
  • As can also be seen from Table 5, all sixty-four of the X Decoder Stages 72 of the array have their common supply voltage VP set to ground potential. In addition, voltage VNISO is set to ground potential so that the P channel transistor 86 (FIG. 13) in each of the X Decoder Stages 72 is turned off thereby isolating the N channel transistors 88 from the negative voltage which is applied to the word lines of Selected Erase Block 0.
  • The erase transistors T64-T511 of the deselected erase blocks are all turned off since the voltage applied to the gates, including G1, is at ground potential. In addition, the associated X Decoder Stage 72 output is isolated from the word lines so that the word lines of the deselected erase blocks will be at a high impedance level. The deselected word lines will assume a voltage ranging from ground potential to the threshold voltage VT of the P channel transistor 84 located in the associated X Decoder Stage 72, as indicated in Table 5. This threshold voltage is typically +1 volt.
  • The source line of the selected Erase Block 0, source line SL0, is set to voltage VA which is typically +5 volts. By way of example, the Global Source line of the FIG. 9 source decoder circuit will be set to voltage Va and signal S0 is made to turn on transistors 56A and 56B. In addition, the voltage of the source lines associated with the deselected erase blocks, such as source line SL1, are set to a voltage VB. This is accomplished by setting the Deselected Source Bus of the FIG. 9 decoder circuit to voltage VB and turning on the transistors 66A, 66B and 68 associated with the selected source lines. Voltage VB is selected to be intermediate threshold voltage VT and voltage VA applied to the selected source line. Thus, if threshold voltage VT is +1 volt and voltage VA is +5 volts, VB may be set to +3 volts. If voltage VB is set too high, there will be an increased tendency for the cells of the deselected erase blocks to be slightly erased each time one of the other erase blocks is erased. This phenomena is sometimes referred to as source erase disturb. If, on the other hand, voltage VB is too low, there will be a tendency to turn on the deselected flash cells, or to cause them to leak, since the control gate voltage of the flash cells will typically be at voltage VT due to the previously described influence of the associated X Decoder Stage 72. These conditions will cause the selected Erase Block 0 to become erased. As also indicated by Table 5, the deselected course lines can also be placed in a floating state in erase operations.
  • FIG. 12 shows an alternative embodiment of an array arrangement for use in the subject invention. Those elements of the alternative embodiment that are similar to the FIG. 11 embodiment have the same numerical designation. This array arrangement also utilizes negative gate erase during erase operations. However, rather than having a separate control signal G0-G7 for each of the eight Erase Blocks 0-7, there is single control signal G common to all eight blocks. Other aspects of the FIG. 12 embodiment are the same as that of FIG. 111 with the exception of the differences noted in the following description. Thus, the FIG. 12 array arrangement is somewhat simpler to implement than is the FIG. 11 embodiment.
  • Table 6 shows the conditions for reading, programming and erasing the FIG. 12 array arrangement. In read operations, signal G is set to +5 volts so that all of the erase transistors T0-T511 are turned off. Similarly, in program operations, signal G is set to +11 volts so that all of the erase transistors are turned off. The X Decoders stages 72 used in the FIG. 12 embodiment are the same used in the previously described FIG. 11 embodiment. Since the erase transistors T0-T511 are in the same corresponding disabled state as in the FIG. 11 embodiment, the conditions created by the X Decoder Stages 72 in read and program operations are the same and need not be further described.
    TABLE 6
    FUNCTION READ PROGRAM ERASE
    G +5 volts +11 volts −12 volts
    V0 +5 volts +11 volts −10 volts
    V1 +5 volts +11 volts    0 volts
    X-DECODER +5 volts +11 volts    0 volts
    SUPPLY VP
    WL-BLOCK 0 selected selected −10 volts
    (SELECTED +5 volts +11 volts
    BLOCK) deselected deselected
      0 volts    0 volts
    WL-BLOCK 1   0 volts    0 volts    0 volts
    (DESELECTED
    BLOCKS)
    SL0   0 volts    0 volts VA
    SL1   0 volts    0 volts VB
    (DESELECTED float float float
    SOURCES)
    VNISO −2 volts  −2 volts    0 volts
  • In erase operations, assume that Erase Block 0 is to be erased. Common signal G is set to −12 volts and voltage V0 associated with Erase Block 0 is set to −10 volts. Thus, erase transistors T0-T63 are turned on thereby connecting all of the word lines WL0-WL63 of Erase Block 0 to −10 volts. The deselected voltages, including V1 are all set to ground potential. Thus, the remaining erase transistors T63-T511 are all turned on thereby connecting all of the deselected word lines WL64-WL511 to ground.
  • As also indicated by Table 6, the selected source line SL0 is set to voltage VA which, as previously noted, is typically +5 volts. The deselected source lines, including source line S1, are connected to voltage VB which, as also previously noted, is set to +3 volts, a voltage selected to be greater than the threshold voltage of the X Decoder Stage 72 P channel transistor 86 (FIG. 13) and lower than voltage VA. Again, voltage VNISO is set to 0 volts thereby turning off transistor 86 of the X Decoder Stages 72 and isolating the N channel transistors 88 from the negative voltage applied to the word lines WL0-WL63 of Erase Block 0. Although not set forth in Table 6, the bit lines common to all of the erase blocks are left floating. This combination of conditions will cause the cells of Erase Block 0 to be erased.
  • As indicated by Table 6, in erase operations, the deselected source lines can also be left floating. This approach is preferred since, as previously noted, a defect is a deselected erase block will not adversely affect the operation of the selected erase block.
  • Thus, a novel flash cell array arrangement divided into array segments having separate source lines and associated source line decode circuitry has been disclosed. Although a various embodiments of the subject invention have been described in some detail, it is to be understood that certain changes can be made by those skilled in the art without departing from the spirit and scope of the invention as defined by the appended claims.

Claims (36)

1. A method comprising:
forming a plurality of memory cells, the memory cells including a number of sources, each of the sources corresponding to a source of one of the memory cells;
forming a plurality of first source lines coupled to the number of sources;
forming a plurality of second source lines coupled to the first source lines, the memory cells arranged in a plurality of columns, wherein the second source lines are spaced apart by a first number of columns of the plurality of columns; and
forming a plurality of source line straps coupled to the first source lines, wherein the source line straps are spaced apart by a second number of columns of the plurality of columns.
2. The method of claim 1, wherein the first source lines are formed from semiconductor material.
3. The method of claim 2, wherein the second source lines are formed from conductive material.
4. The method of claim 3, wherein the source line straps are formed from conductive material.
5. The method of claim 1, wherein the first source lines and the second source lines are orthogonal.
6. The method of claim 1, wherein the first and second source lines are parallel.
7. The method of claim 1, wherein the first number of columns of the plurality of columns is greater than the second number of columns of the plurality of columns.
8. A method comprising:
forming a first row of memory cells, the memory cells including a number of sources, each of the sources corresponding to a source of one of the memory cells;
forming a second row of memory cells, the memory cells of the second row including a number of sources, each of the sources corresponding to a source of one of the memory cells, wherein memory cells of the first and second rows are arranged in a plurality of columns;
coupling the sources of the memory cells of the first row together using a first source line;
coupling the sources of the memory cells of the second row together using a second source line;
coupling the first source line to the second source using a conductive source line; and
coupling the first source line to the second source using a plurality of source line straps, wherein the source line straps are spaced apart by a number of columns of the plurality of columns.
9. The method of claim 8, wherein the first and second source lines are formed from semiconductor material.
10. The method of claim 8, wherein the conductive source line is formed from a material in which the material includes metal.
11. The method of claim 8, wherein the source line straps are formed from a material in which the material includes metal.
12. The method of claim 8, wherein the number of columns of the plurality of columns is four.
13. The method of claim 8, wherein the first and second source lines are parallel.
14. The method of claim 13, wherein the first and second source lines are orthogonal to the source line straps.
15. The method of claim 14, wherein the conductive source line is parallel with the source line straps.
16. A method comprising:
fabricating a plurality of horizontal source lines in a memory array, each of the horizontal source lines having a resistance per unit length;
connecting the horizontal source lines together using a vertical source line;
connecting the horizontal source lines together at a plurality of horizontal locations using a plurality of vertical source line straps; and
connecting the vertical source line to a global source line through a first plurality of switches.
17. The method of claim 16 further comprising:
connecting the vertical source line to a source bus through a second plurality of switches.
18. The method of claim 16, wherein the horizontal source lines include semiconductor material.
19. The method of claim 16, wherein the horizontal source lines includes doped polysilicon.
20. The method of claim 19, wherein the vertical source line includes metal.
21. The method of claim 16, wherein the vertical source line includes a material different from a material of the horizontal source lines.
22. A method comprising:
fabricating a first row of flash memory cells, the flash memory cells including a number of sources, each of the sources corresponding to a source of one of the flash memory cells;
fabricating second row of flash memory cells, the flash memory cells of the second row including a number of sources, each of the sources corresponding to a source of one of the flash memory cells, wherein the flash memory cells of the first row and the second row are arranged in a plurality of columns;
coupling the sources of the flash memory cells of the first row together using a first source line;
coupling the sources of the flash memory cells of the second row together using a second source line;
coupling the first source line to the second source using a plurality of conductive source lines, wherein the conductive source lines are spaced apart by a first number of columns of the plurality of columns; and
coupling the first source line to the second source using a plurality of source line straps, wherein the source line straps are spaced apart by a second number of columns of the plurality of columns.
23. The method of claim 22, wherein the first and second source lines are formed from doped semiconductor material.
24. The method of claim 23, wherein the source lines are formed from a material in which the material includes metal.
25. The method of claim 24, wherein the source line straps are formed from a material in which the material includes metal.
26. The method of claim 22, wherein the first number of columns of the plurality of columns is sixteen.
27. The method of claim 26, wherein the second number of columns of the plurality of columns is four.
28. The method of claim 22, wherein the first and second source lines are parallel.
29. The method of claim 28, wherein the first and second source lines are orthogonal to the conductive source.
30. The method of claim 29, wherein the conductive source lines and the source line straps are parallel.
31. The method of claim 22 further comprising:
forming a number of first switches to couple the conductive source lines to a global source line.
32. The method of claim 31 further comprising:
forming a number of second switches to couple the conductive source lines to a source bus.
33. A method comprising:
forming a first block of flash memory cells and a second block of flash memory cells, each of the first and second blocks including a number of sources, each of the sources corresponding to a source of one of the flash memory cells;
forming in each of the first and second blocks a plurality of first source lines coupled to the number of the sources;
forming in each of the first and second blocks a number of second source lines coupled to the plurality of first source lines; and
forming in each of the first and second blocks a number of source line straps coupled to the first source lines.
34. The method of claim 33, wherein the second source lines of the first block extend over the second block.
35. The method of claim 34, wherein a length of each of the source line straps of the first block remains within the first block, and wherein a length of each of the source line straps of the second block remains within the second block.
36. The method of claim 33, wherein the flash memory cells of the first and second blocks are arranged in a plurality of rows and a plurality of columns, wherein the second source lines of each of the first and second blocks are spaced apart by a first number of columns of the plurality of columns, and wherein the source line straps of each of the first and second blocks are spaced apart by a second number of columns of the plurality of columns.
US11/103,988 1996-02-23 2005-04-12 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry Abandoned US20050190638A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/103,988 US20050190638A1 (en) 1996-02-23 2005-04-12 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US08/606,215 US5687117A (en) 1996-02-23 1996-02-23 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US08/928,957 US6407941B1 (en) 1996-02-23 1997-09-12 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US10/174,134 US6914813B2 (en) 1996-02-23 2002-06-17 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US11/103,988 US20050190638A1 (en) 1996-02-23 2005-04-12 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/174,134 Division US6914813B2 (en) 1996-02-23 2002-06-17 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry

Publications (1)

Publication Number Publication Date
US20050190638A1 true US20050190638A1 (en) 2005-09-01

Family

ID=24427055

Family Applications (5)

Application Number Title Priority Date Filing Date
US08/606,215 Expired - Lifetime US5687117A (en) 1996-02-23 1996-02-23 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US08/928,957 Expired - Lifetime US6407941B1 (en) 1996-02-23 1997-09-12 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US10/174,134 Expired - Fee Related US6914813B2 (en) 1996-02-23 2002-06-17 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US10/174,205 Expired - Fee Related US6760267B2 (en) 1996-02-23 2002-06-17 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US11/103,988 Abandoned US20050190638A1 (en) 1996-02-23 2005-04-12 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry

Family Applications Before (4)

Application Number Title Priority Date Filing Date
US08/606,215 Expired - Lifetime US5687117A (en) 1996-02-23 1996-02-23 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US08/928,957 Expired - Lifetime US6407941B1 (en) 1996-02-23 1997-09-12 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US10/174,134 Expired - Fee Related US6914813B2 (en) 1996-02-23 2002-06-17 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US10/174,205 Expired - Fee Related US6760267B2 (en) 1996-02-23 2002-06-17 Segmented non-volatile memory array with multiple sources having improved source line decode circuitry

Country Status (1)

Country Link
US (5) US5687117A (en)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19545557A1 (en) * 1995-12-06 1997-06-12 Siemens Ag Read-only memory and method for controlling the same
US5687117A (en) 1996-02-23 1997-11-11 Micron Quantum Devices, Inc. Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US6073204A (en) 1997-04-23 2000-06-06 Micron Technology, Inc. Memory system having flexible architecture and method
JP2977023B2 (en) * 1996-09-30 1999-11-10 日本電気株式会社 Nonvolatile semiconductor memory device and method of manufacturing the same
US6175891B1 (en) * 1997-04-23 2001-01-16 Micron Technology, Inc. System and method for assigning addresses to memory devices
US5974499A (en) * 1997-04-23 1999-10-26 Micron Technology, Inc. Memory system having read modify write function and method
WO2000014747A1 (en) * 1998-09-03 2000-03-16 Macronix International Co., Ltd. Regulated voltage supply circuit for inducing tunneling current in floating gate memory devices
US6229732B1 (en) 1998-09-03 2001-05-08 Macronix International Co., Ltd. Regulated voltage supply circuit for inducing tunneling current in floating gate memory devices
US6282126B1 (en) 1998-12-16 2001-08-28 Micron Technology, Inc. Flash memory with overerase protection
US7570504B2 (en) * 2001-03-15 2009-08-04 Micron Technology, Inc. Device and method to reduce wordline RC time constant in semiconductor memory devices
FR2824413B1 (en) * 2001-05-07 2003-07-25 St Microelectronics Sa NON-VOLATILE MEMORY ARCHITECTURE AND INTEGRATED CIRCUIT COMPRISING A CORRESPONDING MEMORY
US6639847B1 (en) * 2002-06-26 2003-10-28 Taiwan Semiconductor Manufacturing Co. Ltd Elimination of address-sensitivity by synchronous reference for sense amplifier
US6941411B2 (en) * 2002-08-21 2005-09-06 Micron Technology, Inc. Non-contiguous address erasable blocks and command in flash memory
JP4049641B2 (en) * 2002-09-06 2008-02-20 株式会社ルネサステクノロジ Nonvolatile semiconductor memory device
KR100604875B1 (en) * 2004-06-29 2006-07-31 삼성전자주식회사 Non-volatile semiconductor memory device having strap region and fabricating method thereof
US7193266B2 (en) * 2004-08-02 2007-03-20 Micron Technology, Inc. Strapping word lines of NAND memory devices
US7262999B2 (en) * 2004-11-24 2007-08-28 Macronix International Co., Ltd. System and method for preventing read margin degradation for a memory array
JP4832823B2 (en) * 2005-07-21 2011-12-07 パナソニック株式会社 Semiconductor memory device and method for generating ROM data pattern
KR100704023B1 (en) * 2005-09-26 2007-04-04 삼성전자주식회사 Non volatile Semiconductor Memory Device for improving accuracy in reading out the data of selected memory cell with dummy bitline
TWI311796B (en) * 2005-11-17 2009-07-01 Ememory Technology Inc Semiconductor device and manufacturing method thereof
TWI287868B (en) * 2005-11-17 2007-10-01 Ememory Technology Inc Single-poly non-volatile memory device
KR100845796B1 (en) * 2006-02-07 2008-07-14 주식회사 하이닉스반도체 Circuit and Method for Inputting/Outputting Data of Semiconductor Memory Apparatus
JP3976774B1 (en) * 2006-03-10 2007-09-19 株式会社Genusion Nonvolatile semiconductor memory device and control method thereof
US7324387B1 (en) 2006-04-18 2008-01-29 Maxim Integrated Products, Inc. Low power high density random access memory flash cells and arrays
EP1901308A1 (en) * 2006-09-15 2008-03-19 STMicroelectronics S.r.l. Improved nand flash memory with reduced programming disturbance
US7978518B2 (en) 2007-12-21 2011-07-12 Mosaid Technologies Incorporated Hierarchical common source line structure in NAND flash memory
KR101458792B1 (en) * 2008-02-11 2014-11-10 삼성전자주식회사 Flash memory device
US20090279361A1 (en) * 2008-05-06 2009-11-12 Atmel Corporation Addressable Memory Array
KR101469097B1 (en) * 2008-11-27 2014-12-04 삼성전자주식회사 Flash memory device and layout method of the flash memory device
KR101083680B1 (en) * 2010-05-31 2011-11-16 주식회사 하이닉스반도체 Semiconductor integrated circuit apparatus being capable of decreasing area
US8259499B2 (en) * 2010-06-29 2012-09-04 Macronix International Co., Ltd. Method and apparatus of performing an erase operation on a memory integrated circuit
KR20190006760A (en) * 2017-07-11 2019-01-21 에스케이하이닉스 주식회사 Semiconductor memory device and operating method thereof
US10559337B1 (en) 2018-11-30 2020-02-11 Micron Technology, Inc. Vertical decoder
CN109860271B (en) * 2019-04-16 2021-03-02 京东方科技集团股份有限公司 Display panel, reading circuit thereof and display terminal
CN112365913B (en) * 2020-09-29 2021-09-03 中天弘宇集成电路有限责任公司 3D NAND flash memory programming method

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503524A (en) * 1980-06-02 1985-03-05 Texas Instruments Incorporated Electrically erasable dual-injector floating gate programmable memory device
US4888734A (en) * 1987-12-30 1989-12-19 Elite Semiconductor & Systems Int'l., Inc. EPROM/flash EEPROM cell and array configuration
US5033023A (en) * 1988-04-08 1991-07-16 Catalyst Semiconductor, Inc. High density EEPROM cell and process for making the cell
US5097444A (en) * 1989-11-29 1992-03-17 Rohm Corporation Tunnel EEPROM with overerase protection
US5239505A (en) * 1990-12-28 1993-08-24 Intel Corporation Floating gate non-volatile memory with blocks and memory refresh
US5384742A (en) * 1990-09-25 1995-01-24 Kabushiki Kaisha Toshiba Non-volatile semiconductor memory
US5386132A (en) * 1992-11-02 1995-01-31 Wong; Chun C. D. Multimedia storage system with highly compact memory device
US5508959A (en) * 1993-11-15 1996-04-16 Micron Technology, Inc. Programming method for the selective healing of over-erased cells on a flash erasable programmable read-only memory device
US5619454A (en) * 1993-11-15 1997-04-08 Micron Technology, Inc. Programming method for healing over-erased cells for a flash memory device
US5627779A (en) * 1994-07-22 1997-05-06 Matsushita Electric Industrial Co., Ltd. Non-volatile semiconductor memory having an array of non-volatile memory cells and method for driving the same
US5627784A (en) * 1995-07-28 1997-05-06 Micron Quantum Devices, Inc. Memory system having non-volatile data storage structure for memory control parameters and method
US5631864A (en) * 1995-07-28 1997-05-20 Micron Quantum Devices, Inc. Memory array having a reduced number of metal source lines
US5633822A (en) * 1993-03-18 1997-05-27 Sgs-Thomson Microelectronics S.R.L. Method of programming a nonvolatile flash-EEPROM memory array using source line switching transistors
US5646429A (en) * 1996-02-23 1997-07-08 Micron Quantum Devices, Inc. Segmented non-volatile memory array having multiple sources
US5687117A (en) * 1996-02-23 1997-11-11 Micron Quantum Devices, Inc. Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US5748538A (en) * 1996-06-17 1998-05-05 Aplus Integrated Circuits, Inc. OR-plane memory cell array for flash memory with bit-based write capability, and methods for programming and erasing the memory cell array
US5966325A (en) * 1997-02-28 1999-10-12 Ricoh Company, Ltd. Semiconductor memory device with improved read speed
US6058043A (en) * 1997-09-09 2000-05-02 Interuniversitair Micro-Elektronica Centrum Method of erasing a memory device and a method of programming a memory device for low-voltage and low-power applications

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5348742A (en) * 1991-05-24 1994-09-20 Ciba-Geigy Corporation Anti-pathogenic bacterial strains of Pseudomonas fluorescens

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503524A (en) * 1980-06-02 1985-03-05 Texas Instruments Incorporated Electrically erasable dual-injector floating gate programmable memory device
US4888734A (en) * 1987-12-30 1989-12-19 Elite Semiconductor & Systems Int'l., Inc. EPROM/flash EEPROM cell and array configuration
US5033023A (en) * 1988-04-08 1991-07-16 Catalyst Semiconductor, Inc. High density EEPROM cell and process for making the cell
US5097444A (en) * 1989-11-29 1992-03-17 Rohm Corporation Tunnel EEPROM with overerase protection
US5384742A (en) * 1990-09-25 1995-01-24 Kabushiki Kaisha Toshiba Non-volatile semiconductor memory
US5239505A (en) * 1990-12-28 1993-08-24 Intel Corporation Floating gate non-volatile memory with blocks and memory refresh
US5386132A (en) * 1992-11-02 1995-01-31 Wong; Chun C. D. Multimedia storage system with highly compact memory device
US5633822A (en) * 1993-03-18 1997-05-27 Sgs-Thomson Microelectronics S.R.L. Method of programming a nonvolatile flash-EEPROM memory array using source line switching transistors
US5619454A (en) * 1993-11-15 1997-04-08 Micron Technology, Inc. Programming method for healing over-erased cells for a flash memory device
US5508959A (en) * 1993-11-15 1996-04-16 Micron Technology, Inc. Programming method for the selective healing of over-erased cells on a flash erasable programmable read-only memory device
US5627779A (en) * 1994-07-22 1997-05-06 Matsushita Electric Industrial Co., Ltd. Non-volatile semiconductor memory having an array of non-volatile memory cells and method for driving the same
US5627784A (en) * 1995-07-28 1997-05-06 Micron Quantum Devices, Inc. Memory system having non-volatile data storage structure for memory control parameters and method
US5631864A (en) * 1995-07-28 1997-05-20 Micron Quantum Devices, Inc. Memory array having a reduced number of metal source lines
US5646429A (en) * 1996-02-23 1997-07-08 Micron Quantum Devices, Inc. Segmented non-volatile memory array having multiple sources
US5687117A (en) * 1996-02-23 1997-11-11 Micron Quantum Devices, Inc. Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US6407941B1 (en) * 1996-02-23 2002-06-18 Micron Technology, Inc. Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US5748538A (en) * 1996-06-17 1998-05-05 Aplus Integrated Circuits, Inc. OR-plane memory cell array for flash memory with bit-based write capability, and methods for programming and erasing the memory cell array
US5966325A (en) * 1997-02-28 1999-10-12 Ricoh Company, Ltd. Semiconductor memory device with improved read speed
US6058043A (en) * 1997-09-09 2000-05-02 Interuniversitair Micro-Elektronica Centrum Method of erasing a memory device and a method of programming a memory device for low-voltage and low-power applications

Also Published As

Publication number Publication date
US5687117A (en) 1997-11-11
US20020196696A1 (en) 2002-12-26
US20020191474A1 (en) 2002-12-19
US6914813B2 (en) 2005-07-05
US6407941B1 (en) 2002-06-18
US6760267B2 (en) 2004-07-06

Similar Documents

Publication Publication Date Title
US6407941B1 (en) Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
US5959884A (en) Segmented non-volatile memory array with multiple sources with improved word line control circuitry
US5646886A (en) Flash memory having segmented array for improved operation
US5313432A (en) Segmented, multiple-decoder memory array and method for programming a memory array
US5583808A (en) EPROM array segmented for high performance and method for controlling same
JP2847322B2 (en) Memory array having a plurality of electrically programmable and erasable memory cells
US6716700B2 (en) Method of forming memory arrays based on a triple-polysilicon source-side injection non-volatile memory cell
US6654290B2 (en) Flash memory device with cell current measuring scheme using write driver
US6028788A (en) Flash memory device
KR920001917B1 (en) Nonvolatile semiconductor memory device
US5740107A (en) Nonvolatile integrated circuit memories having separate read/write paths
US5109361A (en) Electrically page erasable and programmable read only memory
US5103425A (en) Zener regulated programming circuit for a nonvolatile memory
US5945717A (en) Segmented non-volatile memory array having multiple sources
US6768674B2 (en) Non-volatile semiconductor memory device
KR100241993B1 (en) Transistor Shell Flash Memory Array with Overwrite Protection
US5793087A (en) Segmented non-volatile memory array having multiple sources
US5197029A (en) Common-line connection for integrated memory array
EP0376290A2 (en) Nonvolatile semiconductor memory device capable of preventing read error caused by overerase state
KR100254565B1 (en) Row decoder circuit of a flash memory device which has a divided wordline architecture
US7046551B2 (en) Nonvolatile memories with asymmetric transistors, nonvolatile memories with high voltage lines extending in the column direction, and nonvolatile memories with decoding circuits sharing a common area
KR100629987B1 (en) Flash memory architecture employing three layer metal interconnect
KR100274440B1 (en) Thermal Decoder for Virtual Ground Memory Arrays
US5182726A (en) Circuit and method for discharging a memory array
JPH0660679A (en) Nonvolatile semiconductor storage

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION