US20050130451A1 - Method for processing a wafer and apparatus for performing the same - Google Patents
Method for processing a wafer and apparatus for performing the same Download PDFInfo
- Publication number
- US20050130451A1 US20050130451A1 US11/050,738 US5073805A US2005130451A1 US 20050130451 A1 US20050130451 A1 US 20050130451A1 US 5073805 A US5073805 A US 5073805A US 2005130451 A1 US2005130451 A1 US 2005130451A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- temperature
- etching
- processing
- chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
- H01L21/02046—Dry cleaning only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67109—Apparatus for thermal treatment mainly by convection
Definitions
- the present invention relates to a method for processing a wafer and an apparatus for performing the same.
- the present invention further relates to a method for etching a wafer and an apparatus for performing the same. More particularly, the present invention relates to a method for processing a material, such as a native oxide layer, formed on a wafer and a method for etching the material.
- the continuous development of manufacturing techniques of a DRAM device has achieved a mass-production of a 256 Mega bit DRAM device and a Giga bit DRAM device.
- the 256 Mega bit DRAM device and the Giga bit DRAM device include a multi-layered wiring structure.
- a multi-layered wiring structure is obtained by sequentially depositing each layer of the multi-layered wiring structure. During the implementation of the stacking process of each layer, the wafer is frequently exposed to the atmosphere. When the wafer is exposed to the atmosphere, silicon present on the wafer reacts with O 2 in the atmosphere to form a native oxide layer.
- FIG. 1 illustrates a wafer 10 on which a native oxide layer 12 is grown.
- Si composing the wafer 10 reacts with O 2 to grow the native oxide layer 12 as shown in FIG. 1 .
- This native oxide layer 12 is grown to a thickness of about several A on the wafer 10 .
- the native oxide layer is a factor in inducing a defect during subsequently implemented integrated circuit (IC) processes. It also becomes a cause of increasing contact resistance, which leads to a lowering of an operation speed and the reliability of a semiconductor device.
- FIG. 2 is a cross-sectional view of a wafer 20 having a contact hole 26 and a native oxide layer 22 grown thereon. That is, the native oxide layer 22 is grown through a reaction of silicon with oxygen in the atmosphere at the bottom portion of a contact hole 26 that is formed through a patterning process of an insulating layer 24 . Since the native oxide layer leads to an increase in contact resistance, preferably, the native oxide layer is removed.
- the native oxide layer is etched by a wet etching method.
- the etching of the native oxide layer by the wet etching method is not easy.
- other structures integrated on the wafer may also be affected by the wet etching method due to some of the chemicals used in the wet etching method.
- the native oxide layer is etched by a dry etching method. That is, the native oxide layer is etched using an etching gas. Accordingly, the native oxide in a contact hole having a high aspect ratio can be advantageously etched off.
- the etching gas has less effect on the other structures integrated on the wafer as compared to the chemicals used in the wet etching method. Since the wafer is processed through a single wafer-type treatment method according to the dry etching method, however, the processing efficiency of the etching of the native oxide layer is very low.
- the pre-treating method for restraining the growth of the native oxide layer is implemented within a same space (for example, a chamber) used for forming the thin film before carrying out the subsequent process.
- a thin film is formed on a wafer and then a heat treatment and a cooling are subsequently implemented to restrain the growth of the native oxide layer on the thin film within the same space used for forming the thin film.
- a chamber including a cooling unit and a heater therein for forming a thin film is disclosed. The growth of the native oxide layer can be restrained by subsequently implementing a heat treatment and a cooling within the same chamber after forming the thin film on the wafer.
- the growth of the native oxide layer cannot be completely restrained through implementing the pre-treating process steps.
- the thin film makes contact with O 2 in the atmosphere, the growth of the native oxide layer is inevitable.
- all of the elements for carrying out the pre-treatment are installed within the same chamber used for forming the thin film.
- the chamber has a spatial limitation and so the manufacturing cost of the chamber increases.
- a first feature of an embodiment of the present invention provides a method for processing a semiconductor wafer, in which a plurality of wafers are heat-treated within the same space (for example, a chamber).
- a second feature of an embodiment of the present invention provides an apparatus for processing a semiconductor wafer, in which a plurality of wafers may be processed within the same space.
- a third feature of an embodiment of the present invention provides a method for etching an optional material formed on a plurality of wafers within the same space.
- a fourth feature of an embodiment of the present invention provides an apparatus for etching, which is appropriate for implementing the above-described etching method.
- a method for processing a wafer including adjusting an ambient temperature near a wafer to a first temperature; introducing a reaction gas onto the wafer at the first temperature for processing the wafer; rapidly raising the ambient temperature near the wafer to a second temperature higher than the first temperature for partially separating by-products produced during the processing of the wafer from the wafer; and maintaining the second temperature for separating most of the by-products from the ambient of the wafer, wherein all of the above processes are implemented in-situ within the same space (for example, a chamber).
- an apparatus for processing a wafer includes a first chamber for receiving a wafer therein; a second chamber for receiving the first chamber therein, with an inner surface of the second chamber facing an outer surface of the first chamber for forming an adiabatic vacuum space in-between the second chamber and the first chamber; a heating means for providing the first chamber with a radiant heat to heat the first chamber; a first cooling means provided at an outer portion of the first chamber for cooling the first chamber; and a second cooling means installed in the first chamber for cooling the wafer and the first chamber.
- a wafer is processed by adjusting the temperature appropriately within the same space. Particularly, since a plurality of wafers may be processed simultaneously, a producing efficiency is improved.
- a method for etching a predetermined layer formed on a wafer including adjusting a temperature in a chamber, in which a plurality of wafers on which a predetermined material layer is formed are introduced, to a temperature of about 15 to 30° C. suitable for etching the predetermined material layer; introducing an etching gas into the chamber at a temperature of about 15 to 30° C. for dry etching the predetermined material layer formed on the wafer; rapidly raising the temperature in the chamber to a temperature of about 100 to 200° C.
- the wafer for heating the wafer to partially vaporize by-products produced during implementing the dry etching step and to drive out the by-products from an ambient of the wafer; maintaining the temperature in the chamber at about 100 to 200° C. for vaporizing and driving out the by-products from the ambient of the wafer and from an inner portion of the chamber; and lowering and re-adjusting the temperature in the chamber to a temperature of about 15 to 30° C. suitable for implementing the etching, wherein the above processes are implemented in-situ within a same space.
- an apparatus for processing a wafer further includes a reaction gas introducing line connected to the first chamber for introducing a reaction gas for processing the wafer received in the first chamber; an exhausting line connected to the first chamber for exhausting a by-product produced during processing the wafer using the reaction gas and for evacuating the first chamber.
- an apparatus for processing a wafer further includes a load-lock chamber connected to the first chamber for storing a processed wafer and for maintaining the wafer to be received in the first chamber in stand-by; and a transporting means installed under the load-lock chamber for transporting the wafer between the first chamber and the load-lock chamber through an up-and-down driving.
- an apparatus for processing a wafer further includes a slot valve between the load-lock chamber and the first chamber for opening and closing of the load-lock chamber to the first chamber; a gate valve at one side of the load-lock chamber to load and unload the boat into and out of the load-lock chamber; and a gas introducing line and a gas exhausting line connected to the load-lock chamber to maintain atmospheric pressure or vacuum in the load-lock chamber.
- an apparatus for etching a predetermined layer formed on a wafer includes a first chamber for receiving a boat on which a plurality of wafers are loaded and for receiving an etching gas to etch a predetermined material formed on the wafer; a second chamber for receiving the first chamber, an inner surface of the second chamber facing an outer surface of the first chamber to form an adiabatic vacuum space in-between the first and the second chambers; a heating means provided at an inner surface of the second chamber for heating the first chamber and the wafer; a first cooling means provided at an outer surface of the first chamber for cooling the first chamber; a second cooling means provided in the first chamber for cooling the first chamber and the wafer; a rotating means for rotating the boat for uniformly heating and cooling the wafers loaded on the boat; a load-lock chamber connected to the first chamber for storing and maintaining the boat in stand-by; and a transporting means provided at the load-lock chamber for transporting the boat between the first chamber and the load-lock chamber.
- an apparatus for etching a predetermined layer formed on a wafer further comprises: a slot valve between the load-lock chamber and the first chamber for opening and closing of the load-lock chamber to the first chamber; a gate valve at one side of the load-lock chamber to load and unload the boat into and out of the load-lock chamber; and a gas introducing line and a gas exhausting line connected to the load-lock chamber to maintain atmospheric pressure or vacuum in the load-lock chamber.
- a predetermined material formed on a plurality of wafers may be easily etched within the same space to maximize production efficiency.
- FIG. 1 is a cross-sectional view illustrating a wafer on which a native oxide layer is grown
- FIG. 2 is a cross-sectional view illustrating a wafer having a contact hole and a native oxide layer grown therein;
- FIG. 3 is a flow chart for a wafer processing method according to an embodiment of the present invention.
- FIG. 4 is a schematic view illustrating an apparatus for processing a wafer according to an embodiment of the present invention
- FIG. 5 is a schematic cross-sectional view illustrating a heating part in FIG. 4 ;
- FIG. 6 is a perspective view illustrating an embodiment of a first cooling part installed in the apparatus of FIG. 4 ;
- FIG. 7 is a perspective view illustrating a second embodiment of a first cooling part
- FIG. 8 is a cross-sectional view illustrating another embodiment of a heating part and a first cooling part
- FIG. 9 is a schematic view illustrating a second cooling part installed in the apparatus of FIG. 4 ;
- FIG. 10 is a schematic cross-sectional view illustrating a reaction gas introducing line and an exhausting line installed in the apparatus of FIG. 4 ;
- FIG. 11 is a timing chart illustrating a temperature-time cycle for etching a wafer according to an embodiment of the present invention.
- FIG. 3 is a flow chart of a wafer processing method according to an embodiment of the present invention.
- an ambient temperature near a wafer is adjusted to a first temperature.
- the first temperature for removing a native oxide layer is adjusted to about 15-30° C.
- the temperature is adjusted using a cooling agent.
- the cooling agent liquefied nitrogen, carbon dioxide, water, or the like may be used. Either one cooling agent or a mixture form of more than one cooling agents can be used.
- a reaction gas is introduced onto the wafer at the first temperature.
- the reaction gas is introduced onto the wafer using a carrier gas.
- the reaction gas is introduced onto the wafer at an excited state using a remote plasma generating device. After exciting the reaction gas as plasma, the excited reaction gas is introduced to etch the native oxide.
- the reaction gas includes a fluoride-containing compound to facilitate the etching of the oxide.
- the reaction gas includes a fluoride-containing compound such as NF 3 .
- the carrier gas nitrogen gas, hydrogen gas, or a mixture thereof can be used.
- the native oxide layer formed on the wafer has a thickness of about several A. Considering the thickness of the native oxide layer, the etching of the oxide layer is implemented for about 20 to 40 seconds, and more preferably for about 30 seconds.
- step S 34 the ambient temperature near the wafer is rapidly raised from the first temperature to a second temperature.
- by-products produced during processing the wafer (in step S 32 ) are partially removed from the wafer and driven out from the ambient of the wafer.
- the second temperature ranges from about 100 to 200° C.
- a rising rate of the temperature used is preferably about 35 to 92.5° C. per minute.
- the time needed for accomplishing the rapid rise of the temperature from the first temperature to the second temperature is within five minutes, and preferably within two minutes.
- the temperature is raised using a heating source such as a halogen lamp.
- step S 36 most of the by-products produced during processing the wafer (in step S 32 ) are separated from the wafer by heating the wafer at the second temperature. If the by-products are not separated from the wafer, the by-products undesirably attach onto the wafer. Therefore, the by-products should be removed through vaporization by heating the wafer. The vaporization step helps to drive out the by-products from the ambient of the wafer and also from the inner portion of the space. Through the implementation of steps S 34 and S 36 , the by-products are completely separated from the wafer.
- the time required for partially and then fully separating the by-products is about 150 to 210 seconds, and more preferably about 180 seconds (3 minutes).
- step S 38 the ambient temperature near the wafer is rapidly lowered from the second temperature to the first temperature.
- the first temperature at step S 38 is the same as the first temperature at steps S 30 and S 32 .
- the fall rate of the temperature in step S 38 is relatively slower than the rising rate of the temperature in step S 34 .
- the temperature lowering rate (or falling rate) is preferably set to about 14 to 37° C. per minute. It is further preferred that the lowering from the second temperature to the first temperature is accomplished as soon as possible. However, the time needed for the lowering of the temperature is adjusted to about five minutes considering the cooling efficiency.
- the same cooling agent used for adjusting the first temperature at step S 30 is used.
- a cooling agent such as liquefied nitrogen, carbon dioxide, or a mixture thereof may be used.
- cooling water may also be used.
- Steps S 30 to S 38 are implemented in-situ within the same space. Accordingly, the processing of the wafer is implemented within a space by adjusting the inner temperature appropriately. As a result, the method for processing the wafer according to the present invention may be applied for processing a plurality of wafers simultaneously. For example, about 25 to 100 wafers may be processed simultaneously.
- a plurality of wafers may be processed in-situ within a space through controlling temperature therein appropriately. Accordingly, a producing efficiency of a semiconductor device may be increased.
- FIG. 4 is a schematic diagram illustrating an apparatus 40 for processing a wafer W according to an embodiment of the present invention.
- the apparatus 40 for processing a wafer W includes a first chamber 400 and a second chamber 410 .
- the first chamber 400 includes a receiving space 400 a for receiving a wafer W.
- a plurality of wafers W may be loaded simultaneously.
- a boat 420 into which about 25 to 100 wafers W may be loaded, can be installed in the space 400 a.
- the second chamber 410 receives and encloses the first chamber 400 . Accordingly, an inner portion of the second chamber 410 faces the outer portion of the first chamber 400 .
- An adiabatic vacuum space 410 a is formed between the second chamber 410 and the first chamber 400 .
- the adiabatic vacuum space 410 a functions to uniformly disperse heat into the receiving space 400 a of the first chamber 400 during processing of the wafer W and to restrain release of the heat to the exterior of the second chamber 410 .
- the thickness of the wall of the first chamber 400 is preferably thinner than that of the second chamber 410 . This may increase the transferring rate of the heat applied into the receiving space 400 a of the first chamber 400 .
- the apparatus 40 includes a heating part 430 for applying heat into the receiving space 400 a of the first chamber 400 .
- the heating part 430 is provided at the inner surface of the second chamber 410 in parallel with a central axis of the second chamber 410 . Once a radiant heat is generated from the heating part 430 to heat the first chamber 400 , the heat is applied into the receiving space 400 a and this heat is applied to the wafer W received in the receiving space 400 a .
- the first chamber 400 and the second chamber 410 are manufactured from a metal having a good heat conductivity such as aluminum and aluminum alloy.
- FIG. 5 is a schematic cross-sectional view for illustrating a heating part 430 in FIG. 4 .
- the heating part 430 preferably has a structure of a halogen lamp assembly.
- the halogen lamp assembly includes a halogen lamp 430 a installed in parallel with an axis direction of the second chamber 410 .
- the halogen lamp assembly further includes a cover 430 b for covering the halogen lamp 430 a .
- the halogen lamp 430 a is protected from the exterior by the cover 430 b .
- the cover 430 b is formed from a heat resistant and transparent material such as quartz. Therefore, the halogen lamp 430 a generates the radiant heat and thus generated radiant heat passes the transparent cover 430 b to be applied into the first chamber 400 .
- the heating part 430 is provided at the inner surface of the second chamber 410 .
- the halogen lamp assembly preferably includes two halogen lamps 430 a .
- the number of the halogen lamps 430 a of the heating part 430 may be two or more, limited only by an appropriate amount of heat required into the receiving space 400 a of the first chamber 400 to obtain the given process condition.
- a portion of the side wall of the second chamber 410 is cut and the heating part 430 is inserted into the cut portion.
- the wafer processing apparatus 40 includes a cooling agent circulating line 440 a as a first cooling part for cooling the first chamber 400 .
- the cooling agent circulating line 440 a can effectively and rapidly lower the temperature in the first chamber 400 .
- the cooling agent circulating line 440 a is provided at the outer surface of the first chamber 400 in parallel with a central axis of the first chamber 400 .
- FIG. 6 is a perspective view of an embodiment of a cooling apparatus 440 including the cooling agent circulating line 440 a as a first cooling part.
- the cooling agent circulating line 440 a which is the first cooling part, is installed in parallel with an axis direction of the first chamber 400 so that the cooling agent passes through along the axis direction of the first chamber 400 .
- the cooling agent circulating line 440 a includes a plurality of lines provided at the outer surface of the first chamber 400 so that the cooling agent flows along the axis direction of the first chamber 400 .
- Adjacent lines of the cooling agent circulating line 440 a are alternately connected at the upper or lower end portions of the first chamber 400 to complete one circulating line 440 a , as shown in FIG. 6 .
- adjacent lines are alternately connected at the upper or lower end points, however, it is sufficient that at least two adjacent lines are connected at one end portion in order to pass the cooling agent.
- An inlet for introducing the cooling agent into the cooling agent circulating line 440 a and an outlet for exhausting the cooling agent can be formed at one upper or lower end portion of the first chamber 400 by forming the cooling agent circulating line 440 a as described above.
- the cooling agent circulating line 400 a may be wound around the outer surface of the first chamber 400 as a coil shape. At this time, an inlet of the cooling agent is formed at the upper end portion of the first chamber 400 and an outlet of the cooling agent is formed at the lower end portion.
- the cooling apparatus 440 may further include a cooling agent storage portion 440 b for storing the cooling agent to be provided to the cooling agent circulating line 440 a .
- valves 440 c for controlling the provision of the cooling agent to the cooling agent circulating line 440 can be further installed. Valves 440 c are connected to both inlet and outlet portions of the cooling agent circulating line 440 a . When the first chamber 400 is heated, the supply of the cooling agent is restrained by shutting the valves 440 c.
- the first chamber 440 By circulating the cooling agent along the cooling agent circulating line 440 a , the first chamber 440 can be quickly cooled. That is, the lowering of the temperature of the first chamber 400 and the cooling of the heating part 430 can be simultaneously accomplished using the first cooling part of the cooling agent circulating line 440 a.
- the cooling apparatus 440 further includes a separated line 440 d , which is separated from the cooling agent circulating line 440 a and valves 440 e installed at the separated line 440 d .
- the separated line 440 d furnishes the cooling agent circulating line 440 a with a purging gas. If the remaining cooling agent in the first cooling part 440 is completely removed through purging immediately before driving the heating part 430 , the heating efficiency of the heating part 430 is maximized. If the cooling agent remains in the first cooling part 440 , the heating efficiency of the heating part 430 is somewhat lowered.
- FIG. 7 is a perspective view of a second embodiment of a first cooling part 440 .
- the first cooling part that is, the cooling agent circulating line 440 a can be provided at the outer surface of the second chamber 410 .
- the cooling agent circulates through the first cooling part 440 a
- the second chamber 410 is quickly cooled in advance, and then, the second chamber 410 absorbs heat from the first chamber 400 to cool the first chamber 400 .
- the cooling agent circulating line 440 a may be installed at the outer surface of the second chamber 410 either in parallel with an axis direction of the first/second chamber as shown in FIG. 7 or wound around the outer surface of the second chamber 410 .
- the cooling agent circulating line 440 a can be installed both at the outer surface of the first and second chambers 400 and 410 . At this time, the first chamber 400 heated by the heating part 430 and the second chamber 410 to which the heating part 430 is attached can be cooled at the same time to improve the cooling efficiency.
- FIG. 8 is a cross-sectional view for illustrating another embodiment of a heating part 430 and a first cooling part 440 .
- the cooling agent circulating line 440 a of the first cooling means (apparatus) 440 is installed along an axis direction of the heating part 430 and is provided along both sides of the heating part 430 and along upper or lower portion of the heating part 430 .
- the heating part 430 and the cooling agent circulating line 440 a of the first cooling part 440 illustrated in FIG. 8 are attached to the second chamber 410 . That is, the cooling agent circulating line 440 a is wound on the outer surface of the second chamber 410 and then the side wall of the second chamber is cut open.
- the heating part 430 is provided in the cut portion so that a quartz cover 430 b of the heating part 430 faces the outer surface of the first chamber 400 .
- three lamp assemblies used for the heating part 430 are illustrated.
- the cooling agent circulating line 440 a is installed to pass over both sides and the lower portion of the heating part 430 .
- the apparatus for processing a wafer 40 includes a second cooling part 450 to directly lower the temperature of the wafer W received in the first chamber 400 .
- the second cooling part 450 is installed in the first chamber 400 in parallel with the axis direction of the first chamber 400 .
- the second cooling part 450 is provided near the wafer W in the first chamber 400 .
- FIG. 9 is a schematic diagram illustrating a second cooling part 450 .
- the second cooling part 450 is provided so that cooling gas is sprayed to the side portions of the wafers W received in the first chamber 400 .
- the second cooling part 450 includes a spraying nozzle 450 a having holes 450 b facing the side portions of the wafer W.
- the spraying nozzle 450 a is connected to a cooling gas storage portion 455 .
- the cooling gas provided from the cooling gas storage portion 455 of the second cooling part 450 is sprayed to the side portions of the wafers W through the holes 450 b of the spraying nozzle 450 a .
- the cooling gas is preferably sprayed to the space between the wafers W.
- the number of spraying nozzles 450 a may be two or more.
- the number of holes 450 b in each spraying nozzle 450 a may be two or more.
- the position and the number of the spraying nozzles 450 a and the holes 450 b can be appropriately determined considering the uniformity and the required speed of the cooling of the wafer W.
- the temperature of the wafer W can be rapidly raised using the heating part 430 of the wafer processing apparatus 40 according to the present invention. Also, the temperature of the wafer W can be rapidly lowered using the first and the second cooling parts 440 a and 450 . Accordingly, the plurality of the wafers W loaded on the boat 420 may be advantageously processed.
- the wafer processing apparatus 40 may further include a rotating part 460 installed at the upper portion of the first chamber 400 (as shown in FIG. 4 ).
- the rotating part 460 fixes the boat 420 received in the first chamber 400 and then rotates the boat 420 .
- the wafer W rotates at a constant speed by means of the rotating part 460 to uniformly transfer the heat applied to the wafer W and to uniformly cool the wafer W.
- the apparatus for processing the wafer 40 may further include a reaction gas introducing line 470 and an exhausting line 480 connected to the first chamber 400 .
- FIG. 10 is a schematic cross-sectional view for explaining a reaction gas introducing line 470 and an exhausting line 480 .
- the reaction gas introducing line 470 is connected to one portion of the first chamber 400 and the reaction gas is introduced into the first chamber 400 through the introducing line 470 when processing the wafer W.
- the exhausting line 480 is connected to the first chamber 400 at the opposite portion of the introducing line 470 , for exhausting by-products produced during processing the wafer W. Particularly, in addition to exhausting out the by-products, the exhausting line 480 functions to achieve vacuum in the receiving space 400 a in the first chamber 400 .
- an element for vacuum pumping such as a vacuum pump (not shown) is connected to one side of the exhausting line 480 to achieve vacuum in the receiving space 400 a or to exhaust the by-products in the receiving space 400 a .
- the exhausting line 480 may be further provided with an auxiliary exhausting line 480 a connected to the adiabatic vacuum space (as shown in FIG. 4 ). Accordingly, the adiabatic vacuum space 410 a also can be evacuated during forming vacuum in the first chamber 400 .
- the exhausting line 480 is preferably installed near the heating part 430 because the by-products can be advantageously exhausted out at a portion of a higher temperature than the peripheral portion at a lower temperature.
- the inside of the load lock chamber 490 is made vacuous to accommodate the wafers W to the vacuum environment of the first chamber 400 and vacuum in the first chamber 400 is not broken during loading of the wafers W into the first chamber 400 .
- the atmospheric gas is introduced through the gas introducing line 490 a to form an atmospheric pressure in the load lock chamber 490 to accommodate the wafers W to the exterior environment. Therefore, a stress applied to the wafers W due to a sudden change of the environment can be minimized.
- the load lock chamber 490 includes a gate valve 490 c provided at one side thereof.
- the wafers W are transported into the load lock chamber 490 or taken out of the load lock chamber 490 through the gate valve 490 c .
- the load lock chamber 490 includes a slot valve 490 d for implementing opening/closing operation during transporting the wafers W into the first chamber 400 .
- the slot valve 490 d is opened during transporting the wafers W while closed during processing the wafers W.
- the slot valve 490 d separates the first chamber 400 and the load lock chamber 490 .
- the apparatus 40 for processing the wafer is installed under the load lock chamber 490 with a wafer transporting portion 500 for up and down driving of the wafer boat 420 . Since the wafer transporting portion 500 moves upwards and downwards, a lifter is preferably utilized. The transporting portion 500 transports a boat on which the wafers W are loaded between the first chamber 400 and the load lock chamber 490 .
- the apparatus 40 for processing the wafer may include a remote plasma generating device 510 connected to the first chamber 400 .
- the remote plasma generating device 510 excites the reaction gas that is introduced into the first chamber 400 .
- excited reaction gas is introduced upon the wafers W in a plasma state to process the wafers.
- a plurality of wafers W can be processed in-situ. Accordingly, when the plurality of wafers W are etched using the processing apparatus, the productivity can be maximized.
- the wafer can be processed by applying the same method for processing the wafer as described above, except that changing a condition on the applying temperature and a plurality of wafers are used.
- an apparatus for etching also has a construction similar to the apparatus for processing the wafer.
- the productivity can be improved.
- the optional material is a native oxide
- the etching method and the etching apparatus according to the present invention are quite appropriate.
- a native oxide is grown on the wafer. Since the native oxide becomes a source for generating a failure of the semiconductor device, the native oxide is preferably removed.
- the productivity can be maximized when the etching method and the etching apparatus of the present invention is applied to etch the native oxide formed on a plurality of wafers simultaneously.
- the etching of the native oxide is accomplished in-situ in the same space, the productivity can be further improved. Since the etching apparatus may be independently installed from other semiconductor processing apparatuses, spatial and economic limitations may be inevitable. However, when compared with the conventional apparatus in which each process function is performed separately by a different apparatus, the spatial and economic limitation is somewhat lessened.
- FIG. 11 is a timing chart for explaining a temperature change during etching a wafer according to an embodiment of the present invention.
- a semiconductor device having a plurality of wiring lines on a wafer is manufactured.
- the semiconductor device includes the plurality of wiring lines and a contact structure.
- the wafer is frequently exposed to the atmosphere. Silicon on the wafer makes contact with O 2 in the atmosphere and a native oxide is grown at the top portion of the wafer, which also is a bottom portion of the contact.
- the wafers W, on which the native oxide is grown, are subsequently loaded on a boat 420 .
- the boat 420 is transported into a load lock chamber 490 of the etching apparatus 40 .
- a gate valve 490 c of the load lock chamber 490 is opened.
- the gate valve 490 c is closed.
- the inner portion of the load lock chamber 490 is evacuated by exhausting through a load lock exhausting line 490 b . At this time, the vacuum atmosphere pressure of the load lock chamber 490 is almost at the same degree as that of the first chamber 400 in which an etching is to be implemented.
- the slot valve 490 d of the load lock chamber 490 is opened.
- a transporting part 500 is moved upward to transport the boat 420 into a receiving space 400 a of the first chamber 400 .
- the rotating part 460 grasps the upper portion of the boat 420 .
- the transporting portion 500 is moved downward and the slot valve 490 d is closed.
- the boat 420 on which e.g. 100 wafers W are loaded, is received in the first chamber 400 .
- step S 110 the temperature of the first chamber 400 is adjusted to about 20° C. This temperature is appropriate for implementing an etching operation of the native oxide.
- the boat 420 rotates by means of a rotating part 460 , the wafer has a uniform temperature distribution.
- the temperature is controlled by a cooling agent, which is circulating within a cooling agent circulating line 440 a of the first cooling part.
- a cooling agent which is circulating within a cooling agent circulating line 440 a of the first cooling part.
- a liquefied nitrogen, liquefied carbon dioxide, or cooling water circulate in the cooling agent circulating line 440 a to control the temperature.
- a nitrogen gas may be sprayed through a second cooling part 450 to the wafers W loaded on the boat 420 to control the temperature.
- an etching gas is introduced into the first chamber 400 through a reaction gas introducing line 470 for etching the native oxide at about 20° C. Accordingly, in step S 112 , the native oxide formed on the wafer is etched.
- the etching gas a fluoride-containing compound, such as NF 3 , is used and as for a carrier gas, a mixture gas of nitrogen and hydrogen is used.
- the etching gas is excited using a remote plasma generating device 510 and then is introduced into the first chamber 400 .
- the etching of the native oxide is implemented for about 30 seconds to etch about several A of the native oxide formed on the wafer.
- step S 114 the cooling agent circulation in line 440 a of the first cooling part and the gas spraying through the second cooling part 450 are stopped and the temperature of the first chamber is rapidly raised to about 150° C.
- remaining cooling agent in the cooling agent circulating line 440 a of the first cooling part is completely removed by providing a purging gas through a separated line 440 d (shown in FIG. 6 ).
- the removal of the cooling agent improves the raising efficiency of the temperature.
- the rapid rise in the temperature is accomplished within about 120 seconds.
- a rising rate of the temperature is about 65° C./min.
- the rapid rise of the temperature is implemented using a heating part 430 . With the rise in the temperature, by-products produced during etching of the native oxide, such as silicon fluoride compounds are vaporized and exhausted out. During the rising of the temperature, by-products are partially separated from the wafer.
- step S 116 the first chamber 400 and the wafers are heated at the temperature of 150° C.
- the native oxide such as silicon fluoride compounds
- the reaction gas exhausting line 480 By maintaining this temperature, most of the by-products produced during etching the native oxide, such as silicon fluoride compounds, are vaporized and exhausted out through the reaction gas exhausting line 480 .
- the by-products are completely separated from the wafer and removed through the exhausting line 480 . Therefore, an attachment of the by-products onto the wafer and to the first chamber 400 can be restrained.
- the temperature rising time and the maintaining time of the high temperature time for implementing steps S 114 and S 116 ) combined is about 180 seconds.
- step S 118 the temperature of the first and second chamber 400 and 410 is rapidly lowered to about 20° C. That is, the temperature is lowered from 150° C. to 20° C.
- the lowering of the temperature is accomplished by means of the cooling agent circulating line 440 a of the first cooling part and the cooling gas spraying of the second cooling part 450 .
- the cooling agent circulates along the cooling agent circulating line 440 a of the first cooling part to cool the first chamber 400 and lower the temperature of the inner portion of the first chamber 400 .
- the wafer W is cooled and the temperature of the inner portion of the first chamber 400 is lowered by spraying the cooling gas to the wafer W through the second cooling part 450 .
- the lowering of the temperature is accomplished within about 300 seconds. At this time, the lowering rate of the temperature is about 26° C./min.
- step S 120 the temperature of wafers that completed the etching of the native oxide is stabilized at about 20° C.
- the wafers are carried out of the first chamber 400 .
- the slot valve 490 d positioned between the first chamber 400 and the load lock chamber 490 is opened.
- the transporting portion 500 is moved upward to support the boat 420 on which the wafers W are loaded and the boat 420 is separated from the rotating portion 460 .
- the transporting portion 500 is moved downward so that the boat 420 is received in the load lock chamber 490 .
- the slot valve 490 d is closed.
- an atmospheric gas such as nitrogen gas is introduced through an atmospheric gas introducing line 490 a to maintain the load lock chamber 490 at the atmospheric pressure.
- a gate valve 490 c is opened and the boat 420 holding wafers W is carried out from the load lock chamber 490 .
- the native oxide formed on the plurality of wafers can be etched using the method and apparatus for etching of the present invention.
- the wafer and the apparatus can be protected from the by-products through an appropriate control of the temperature.
- a plurality of wafers can be processed in-situ using the method and apparatus of the present invention. Since the etching of the native oxide is carried out thorough a dry etching method according to the etching method and the etching apparatus of the present invention, damage to the wafer can be minimized.
- processing of the wafer can be advantageously implemented according to the present invention.
- alternating treatments at a room temperature and at a high temperature can be advantageously accomplished in-situ.
- the native oxide formed on the wafer is easily etched.
- the productivity is improved.
- the present invention can be applied for the manufacture of a semiconductor device with respect to only one wafer.
- the method of the present invention is particularly appropriate for use in the manufacture of the recent semiconductor device structure having multiple wiring lines.
- the apparatus of the present invention where both etching and other processing (heating/cooling) can be performed in-situ in the same space may be advantageously incorporated into the manufacture of the semiconductor device. Accordingly, the spatial and economic limitations are minimized.
Abstract
Disclosed are a method and an apparatus for processing a wafer in manufacturing a semiconductor device and a method and an apparatus for etching a material formed on the wafer, wherein first and second cooling parts adjust an ambient temperature near a plurality of wafers to a first temperature, the wafers are processed by introducing a reaction gas at the first temperature, then, a heating part rapidly raises the temperature of the atmosphere near the wafers from the first temperature to the second temperature to partially separate by-products produced during the processing, the second temperature is maintained to separate most of the by-products from the wafers, and the processing steps are implemented in-situ within the same space. Accordingly, a native oxide layer formed on several wafers can be etched and the reaction by-products can be removed in-situ in the same chamber so productivity is improved.
Description
- 1. Field of the Invention
- The present invention relates to a method for processing a wafer and an apparatus for performing the same. The present invention further relates to a method for etching a wafer and an apparatus for performing the same. More particularly, the present invention relates to a method for processing a material, such as a native oxide layer, formed on a wafer and a method for etching the material.
- 2. Description of the Related Art
- Recently, the design of semiconductor devices has made rapid progress for wide spread use in information media applications such as computers. In particular, this progress has required the semiconductor devices to function at a high operating speed and to have a large storage capacitance. In order to satisfy these requirements, semiconductor devices having an increased density, higher reliability, and a faster response time are under continued development.
- The continuous development of manufacturing techniques of a DRAM device has achieved a mass-production of a 256 Mega bit DRAM device and a Giga bit DRAM device. The 256 Mega bit DRAM device and the Giga bit DRAM device include a multi-layered wiring structure.
- A multi-layered wiring structure is obtained by sequentially depositing each layer of the multi-layered wiring structure. During the implementation of the stacking process of each layer, the wafer is frequently exposed to the atmosphere. When the wafer is exposed to the atmosphere, silicon present on the wafer reacts with O2 in the atmosphere to form a native oxide layer.
-
FIG. 1 illustrates awafer 10 on which anative oxide layer 12 is grown. When thewafer 10 makes contact with O2 in the atmosphere, Si composing thewafer 10 reacts with O2 to grow thenative oxide layer 12 as shown inFIG. 1 . Thisnative oxide layer 12 is grown to a thickness of about several A on thewafer 10. - The native oxide layer is a factor in inducing a defect during subsequently implemented integrated circuit (IC) processes. It also becomes a cause of increasing contact resistance, which leads to a lowering of an operation speed and the reliability of a semiconductor device.
-
FIG. 2 is a cross-sectional view of awafer 20 having acontact hole 26 and anative oxide layer 22 grown thereon. That is, thenative oxide layer 22 is grown through a reaction of silicon with oxygen in the atmosphere at the bottom portion of acontact hole 26 that is formed through a patterning process of aninsulating layer 24. Since the native oxide layer leads to an increase in contact resistance, preferably, the native oxide layer is removed. - According to a conventional method for removing the native oxide layer, the native oxide layer is etched by a wet etching method. However, for a contact hole having a high aspect ratio, the etching of the native oxide layer by the wet etching method is not easy. In addition, other structures integrated on the wafer may also be affected by the wet etching method due to some of the chemicals used in the wet etching method.
- According to another conventional method for removing the native oxide layer, the native oxide layer is etched by a dry etching method. That is, the native oxide layer is etched using an etching gas. Accordingly, the native oxide in a contact hole having a high aspect ratio can be advantageously etched off. In addition, the etching gas has less effect on the other structures integrated on the wafer as compared to the chemicals used in the wet etching method. Since the wafer is processed through a single wafer-type treatment method according to the dry etching method, however, the processing efficiency of the etching of the native oxide layer is very low.
- Recently, a pre-treating method, which is implemented after formation of a thin native oxide film on the wafer and before a subsequent process for restraining the growth of the native oxide layer, has been reported. That is, the pre-treating method for restraining the growth of the native oxide layer is implemented within a same space (for example, a chamber) used for forming the thin film before carrying out the subsequent process.
- According to a conventional pre-treating method, a thin film is formed on a wafer and then a heat treatment and a cooling are subsequently implemented to restrain the growth of the native oxide layer on the thin film within the same space used for forming the thin film. According to another conventional pre-treating method, a chamber including a cooling unit and a heater therein for forming a thin film is disclosed. The growth of the native oxide layer can be restrained by subsequently implementing a heat treatment and a cooling within the same chamber after forming the thin film on the wafer.
- The growth of the native oxide layer, however, cannot be completely restrained through implementing the pre-treating process steps. When the thin film makes contact with O2 in the atmosphere, the growth of the native oxide layer is inevitable. In addition, according to the conventional methods described above, all of the elements for carrying out the pre-treatment are installed within the same chamber used for forming the thin film. However, the chamber has a spatial limitation and so the manufacturing cost of the chamber increases.
- Therefore, a novel method for improving the productivity of the wafer treatment step with a minimization in the spatial restriction is required.
- In an effort to solve the aforementioned problems, a first feature of an embodiment of the present invention provides a method for processing a semiconductor wafer, in which a plurality of wafers are heat-treated within the same space (for example, a chamber).
- A second feature of an embodiment of the present invention provides an apparatus for processing a semiconductor wafer, in which a plurality of wafers may be processed within the same space.
- A third feature of an embodiment of the present invention provides a method for etching an optional material formed on a plurality of wafers within the same space.
- A fourth feature of an embodiment of the present invention provides an apparatus for etching, which is appropriate for implementing the above-described etching method.
- In an embodiment of the present invention, there is provided a method for processing a wafer including adjusting an ambient temperature near a wafer to a first temperature; introducing a reaction gas onto the wafer at the first temperature for processing the wafer; rapidly raising the ambient temperature near the wafer to a second temperature higher than the first temperature for partially separating by-products produced during the processing of the wafer from the wafer; and maintaining the second temperature for separating most of the by-products from the ambient of the wafer, wherein all of the above processes are implemented in-situ within the same space (for example, a chamber).
- In another embodiment of the present invention an apparatus for processing a wafer includes a first chamber for receiving a wafer therein; a second chamber for receiving the first chamber therein, with an inner surface of the second chamber facing an outer surface of the first chamber for forming an adiabatic vacuum space in-between the second chamber and the first chamber; a heating means for providing the first chamber with a radiant heat to heat the first chamber; a first cooling means provided at an outer portion of the first chamber for cooling the first chamber; and a second cooling means installed in the first chamber for cooling the wafer and the first chamber.
- According to the present invention, a wafer is processed by adjusting the temperature appropriately within the same space. Particularly, since a plurality of wafers may be processed simultaneously, a producing efficiency is improved.
- In an embodiment of the present invention there is provided a method for etching a predetermined layer formed on a wafer including adjusting a temperature in a chamber, in which a plurality of wafers on which a predetermined material layer is formed are introduced, to a temperature of about 15 to 30° C. suitable for etching the predetermined material layer; introducing an etching gas into the chamber at a temperature of about 15 to 30° C. for dry etching the predetermined material layer formed on the wafer; rapidly raising the temperature in the chamber to a temperature of about 100 to 200° C. for heating the wafer to partially vaporize by-products produced during implementing the dry etching step and to drive out the by-products from an ambient of the wafer; maintaining the temperature in the chamber at about 100 to 200° C. for vaporizing and driving out the by-products from the ambient of the wafer and from an inner portion of the chamber; and lowering and re-adjusting the temperature in the chamber to a temperature of about 15 to 30° C. suitable for implementing the etching, wherein the above processes are implemented in-situ within a same space.
- In another embodiment of the present invention an apparatus for processing a wafer further includes a reaction gas introducing line connected to the first chamber for introducing a reaction gas for processing the wafer received in the first chamber; an exhausting line connected to the first chamber for exhausting a by-product produced during processing the wafer using the reaction gas and for evacuating the first chamber. In yet another embodiment of the present invention an apparatus for processing a wafer further includes a load-lock chamber connected to the first chamber for storing a processed wafer and for maintaining the wafer to be received in the first chamber in stand-by; and a transporting means installed under the load-lock chamber for transporting the wafer between the first chamber and the load-lock chamber through an up-and-down driving. In yet another embodiment of the present invention an apparatus for processing a wafer further includes a slot valve between the load-lock chamber and the first chamber for opening and closing of the load-lock chamber to the first chamber; a gate valve at one side of the load-lock chamber to load and unload the boat into and out of the load-lock chamber; and a gas introducing line and a gas exhausting line connected to the load-lock chamber to maintain atmospheric pressure or vacuum in the load-lock chamber.
- In still another embodiment of the present invention an apparatus for etching a predetermined layer formed on a wafer includes a first chamber for receiving a boat on which a plurality of wafers are loaded and for receiving an etching gas to etch a predetermined material formed on the wafer; a second chamber for receiving the first chamber, an inner surface of the second chamber facing an outer surface of the first chamber to form an adiabatic vacuum space in-between the first and the second chambers; a heating means provided at an inner surface of the second chamber for heating the first chamber and the wafer; a first cooling means provided at an outer surface of the first chamber for cooling the first chamber; a second cooling means provided in the first chamber for cooling the first chamber and the wafer; a rotating means for rotating the boat for uniformly heating and cooling the wafers loaded on the boat; a load-lock chamber connected to the first chamber for storing and maintaining the boat in stand-by; and a transporting means provided at the load-lock chamber for transporting the boat between the first chamber and the load-lock chamber. In an another aspect of the present invention an apparatus for etching a predetermined layer formed on a wafer further comprises: a slot valve between the load-lock chamber and the first chamber for opening and closing of the load-lock chamber to the first chamber; a gate valve at one side of the load-lock chamber to load and unload the boat into and out of the load-lock chamber; and a gas introducing line and a gas exhausting line connected to the load-lock chamber to maintain atmospheric pressure or vacuum in the load-lock chamber.
- According to the present invention, a predetermined material formed on a plurality of wafers may be easily etched within the same space to maximize production efficiency.
- These and other features of the present invention will be readily apparent to those of ordinary skill in the art upon review of the detailed description that follows.
- The above and other features and advantages of the present invention will become readily apparent to those of ordinary skill in the art by reference to the following detailed description when considered in conjunction with the accompanying drawings wherein:
-
FIG. 1 is a cross-sectional view illustrating a wafer on which a native oxide layer is grown; -
FIG. 2 is a cross-sectional view illustrating a wafer having a contact hole and a native oxide layer grown therein; -
FIG. 3 is a flow chart for a wafer processing method according to an embodiment of the present invention; -
FIG. 4 is a schematic view illustrating an apparatus for processing a wafer according to an embodiment of the present invention; -
FIG. 5 is a schematic cross-sectional view illustrating a heating part inFIG. 4 ; -
FIG. 6 is a perspective view illustrating an embodiment of a first cooling part installed in the apparatus ofFIG. 4 ; -
FIG. 7 is a perspective view illustrating a second embodiment of a first cooling part; -
FIG. 8 is a cross-sectional view illustrating another embodiment of a heating part and a first cooling part; -
FIG. 9 is a schematic view illustrating a second cooling part installed in the apparatus ofFIG. 4 ; -
FIG. 10 is a schematic cross-sectional view illustrating a reaction gas introducing line and an exhausting line installed in the apparatus ofFIG. 4 ; and -
FIG. 11 is a timing chart illustrating a temperature-time cycle for etching a wafer according to an embodiment of the present invention. - Korean Patent Application No. 2001-59323, filed Sep. 25, 2001, and entitled: “Method for Processing Wafer and Apparatus for Performing the Same,” is incorporated by reference herein in its entirety.
- Hereinafter, the embodiments of the present invention will be described in detail with reference to the accompanying drawings.
-
FIG. 3 is a flow chart of a wafer processing method according to an embodiment of the present invention. - Referring to
FIG. 3 , in step S30, an ambient temperature near a wafer is adjusted to a first temperature. Preferably, the first temperature for removing a native oxide layer is adjusted to about 15-30° C. The temperature is adjusted using a cooling agent. As for the cooling agent, liquefied nitrogen, carbon dioxide, water, or the like may be used. Either one cooling agent or a mixture form of more than one cooling agents can be used. - In the next step, S32, the wafer is processed at the first temperature. For example, a material such as a native oxide layer formed on the wafer is etched. The etching of the native oxide layer is, preferably, implemented as follows.
- A reaction gas is introduced onto the wafer at the first temperature. The reaction gas is introduced onto the wafer using a carrier gas. The reaction gas is introduced onto the wafer at an excited state using a remote plasma generating device. After exciting the reaction gas as plasma, the excited reaction gas is introduced to etch the native oxide. The reaction gas includes a fluoride-containing compound to facilitate the etching of the oxide. Preferably, the reaction gas includes a fluoride-containing compound such as NF3. As for the carrier gas, nitrogen gas, hydrogen gas, or a mixture thereof can be used. Generally, the native oxide layer formed on the wafer has a thickness of about several A. Considering the thickness of the native oxide layer, the etching of the oxide layer is implemented for about 20 to 40 seconds, and more preferably for about 30 seconds.
- Then, in step S34, the ambient temperature near the wafer is rapidly raised from the first temperature to a second temperature. At this time, by-products produced during processing the wafer (in step S32) are partially removed from the wafer and driven out from the ambient of the wafer. Preferably, the second temperature ranges from about 100 to 200° C. In addition, a rising rate of the temperature used is preferably about 35 to 92.5° C. per minute. The time needed for accomplishing the rapid rise of the temperature from the first temperature to the second temperature is within five minutes, and preferably within two minutes. Preferably, the temperature is raised using a heating source such as a halogen lamp.
- Next, in step S36, most of the by-products produced during processing the wafer (in step S32) are separated from the wafer by heating the wafer at the second temperature. If the by-products are not separated from the wafer, the by-products undesirably attach onto the wafer. Therefore, the by-products should be removed through vaporization by heating the wafer. The vaporization step helps to drive out the by-products from the ambient of the wafer and also from the inner portion of the space. Through the implementation of steps S34 and S36, the by-products are completely separated from the wafer. The time required for partially and then fully separating the by-products (sum of the temperature rise time and the second temperature stabilized time) is about 150 to 210 seconds, and more preferably about 180 seconds (3 minutes).
- Next, in step S38, the ambient temperature near the wafer is rapidly lowered from the second temperature to the first temperature. Preferably, the first temperature at step S38 is the same as the first temperature at steps S30 and S32. Preferably, the fall rate of the temperature in step S38 is relatively slower than the rising rate of the temperature in step S34. However, considering the maximum cooling efficiency, the temperature lowering rate (or falling rate) is preferably set to about 14 to 37° C. per minute. It is further preferred that the lowering from the second temperature to the first temperature is accomplished as soon as possible. However, the time needed for the lowering of the temperature is adjusted to about five minutes considering the cooling efficiency. For the lowering of the temperature, the same cooling agent used for adjusting the first temperature at step S30 is used. That is, a cooling agent such as liquefied nitrogen, carbon dioxide, or a mixture thereof may be used. In addition, cooling water may also be used. As described above, a thermal stress applied to the wafer at step S36 can be reduced by lowering the temperature to the first temperature.
- Steps S30 to S38 are implemented in-situ within the same space. Accordingly, the processing of the wafer is implemented within a space by adjusting the inner temperature appropriately. As a result, the method for processing the wafer according to the present invention may be applied for processing a plurality of wafers simultaneously. For example, about 25 to 100 wafers may be processed simultaneously.
- As described above, a plurality of wafers may be processed in-situ within a space through controlling temperature therein appropriately. Accordingly, a producing efficiency of a semiconductor device may be increased.
-
FIG. 4 is a schematic diagram illustrating anapparatus 40 for processing a wafer W according to an embodiment of the present invention. - Referring to
FIG. 4 , theapparatus 40 for processing a wafer W includes afirst chamber 400 and asecond chamber 410. Thefirst chamber 400 includes a receivingspace 400 a for receiving a wafer W. Alternatively, within the receivingspace 400 a, a plurality of wafers W may be loaded simultaneously. In particular, aboat 420, into which about 25 to 100 wafers W may be loaded, can be installed in thespace 400 a. - The
second chamber 410 receives and encloses thefirst chamber 400. Accordingly, an inner portion of thesecond chamber 410 faces the outer portion of thefirst chamber 400. Anadiabatic vacuum space 410 a is formed between thesecond chamber 410 and thefirst chamber 400. Theadiabatic vacuum space 410 a functions to uniformly disperse heat into the receivingspace 400 a of thefirst chamber 400 during processing of the wafer W and to restrain release of the heat to the exterior of thesecond chamber 410. - In addition, the thickness of the wall of the
first chamber 400 is preferably thinner than that of thesecond chamber 410. This may increase the transferring rate of the heat applied into the receivingspace 400 a of thefirst chamber 400. - The
apparatus 40 includes aheating part 430 for applying heat into the receivingspace 400 a of thefirst chamber 400. Theheating part 430 is provided at the inner surface of thesecond chamber 410 in parallel with a central axis of thesecond chamber 410. Once a radiant heat is generated from theheating part 430 to heat thefirst chamber 400, the heat is applied into the receivingspace 400 a and this heat is applied to the wafer W received in the receivingspace 400 a. Thefirst chamber 400 and thesecond chamber 410 are manufactured from a metal having a good heat conductivity such as aluminum and aluminum alloy. -
FIG. 5 is a schematic cross-sectional view for illustrating aheating part 430 inFIG. 4 . Referring toFIG. 5 , theheating part 430 preferably has a structure of a halogen lamp assembly. Typically, the halogen lamp assembly includes ahalogen lamp 430 a installed in parallel with an axis direction of thesecond chamber 410. The halogen lamp assembly further includes acover 430 b for covering thehalogen lamp 430 a. Thehalogen lamp 430 a is protected from the exterior by thecover 430 b. Thecover 430 b is formed from a heat resistant and transparent material such as quartz. Therefore, thehalogen lamp 430 a generates the radiant heat and thus generated radiant heat passes thetransparent cover 430 b to be applied into thefirst chamber 400. - The
heating part 430 is provided at the inner surface of thesecond chamber 410. InFIG. 5 , the halogen lamp assembly preferably includes twohalogen lamps 430 a. However, the number of thehalogen lamps 430 a of theheating part 430 may be two or more, limited only by an appropriate amount of heat required into the receivingspace 400 a of thefirst chamber 400 to obtain the given process condition. According to another embodiment of the present invention, a portion of the side wall of thesecond chamber 410 is cut and theheating part 430 is inserted into the cut portion. - The
wafer processing apparatus 40 includes a coolingagent circulating line 440 a as a first cooling part for cooling thefirst chamber 400. The coolingagent circulating line 440 a can effectively and rapidly lower the temperature in thefirst chamber 400. As illustrated inFIG. 4 , the coolingagent circulating line 440 a is provided at the outer surface of thefirst chamber 400 in parallel with a central axis of thefirst chamber 400. -
FIG. 6 is a perspective view of an embodiment of acooling apparatus 440 including the coolingagent circulating line 440 a as a first cooling part. Referring toFIG. 6 , the coolingagent circulating line 440 a which is the first cooling part, is installed in parallel with an axis direction of thefirst chamber 400 so that the cooling agent passes through along the axis direction of thefirst chamber 400. In particular, the coolingagent circulating line 440 a includes a plurality of lines provided at the outer surface of thefirst chamber 400 so that the cooling agent flows along the axis direction of thefirst chamber 400. Adjacent lines of the coolingagent circulating line 440 a are alternately connected at the upper or lower end portions of thefirst chamber 400 to complete one circulatingline 440 a, as shown inFIG. 6 . According to this embodiment, adjacent lines are alternately connected at the upper or lower end points, however, it is sufficient that at least two adjacent lines are connected at one end portion in order to pass the cooling agent. An inlet for introducing the cooling agent into the coolingagent circulating line 440 a and an outlet for exhausting the cooling agent can be formed at one upper or lower end portion of thefirst chamber 400 by forming the coolingagent circulating line 440 a as described above. - According to another embodiment of the present invention, the cooling
agent circulating line 400 a may be wound around the outer surface of thefirst chamber 400 as a coil shape. At this time, an inlet of the cooling agent is formed at the upper end portion of thefirst chamber 400 and an outlet of the cooling agent is formed at the lower end portion. - The
cooling apparatus 440 may further include a coolingagent storage portion 440 b for storing the cooling agent to be provided to the coolingagent circulating line 440 a. In addition,valves 440 c for controlling the provision of the cooling agent to the coolingagent circulating line 440 can be further installed.Valves 440 c are connected to both inlet and outlet portions of the coolingagent circulating line 440 a. When thefirst chamber 400 is heated, the supply of the cooling agent is restrained by shutting thevalves 440 c. - By circulating the cooling agent along the cooling
agent circulating line 440 a, thefirst chamber 440 can be quickly cooled. That is, the lowering of the temperature of thefirst chamber 400 and the cooling of theheating part 430 can be simultaneously accomplished using the first cooling part of the coolingagent circulating line 440 a. - The
cooling apparatus 440 further includes a separatedline 440 d, which is separated from the coolingagent circulating line 440 a andvalves 440 e installed at the separatedline 440 d. The separatedline 440 d furnishes the coolingagent circulating line 440 a with a purging gas. If the remaining cooling agent in thefirst cooling part 440 is completely removed through purging immediately before driving theheating part 430, the heating efficiency of theheating part 430 is maximized. If the cooling agent remains in thefirst cooling part 440, the heating efficiency of theheating part 430 is somewhat lowered. -
FIG. 7 is a perspective view of a second embodiment of afirst cooling part 440. Referring toFIG. 7 , the first cooling part, that is, the coolingagent circulating line 440 a can be provided at the outer surface of thesecond chamber 410. Once, the cooling agent circulates through thefirst cooling part 440 a, thesecond chamber 410 is quickly cooled in advance, and then, thesecond chamber 410 absorbs heat from thefirst chamber 400 to cool thefirst chamber 400. As explained above forFIG. 6 , the coolingagent circulating line 440 a may be installed at the outer surface of thesecond chamber 410 either in parallel with an axis direction of the first/second chamber as shown inFIG. 7 or wound around the outer surface of thesecond chamber 410. - According to the second embodiment of the present invention, the cooling
agent circulating line 440 a can be installed both at the outer surface of the first andsecond chambers first chamber 400 heated by theheating part 430 and thesecond chamber 410 to which theheating part 430 is attached can be cooled at the same time to improve the cooling efficiency. -
FIG. 8 is a cross-sectional view for illustrating another embodiment of aheating part 430 and afirst cooling part 440. Referring toFIG. 8 , the coolingagent circulating line 440 a of the first cooling means (apparatus) 440 is installed along an axis direction of theheating part 430 and is provided along both sides of theheating part 430 and along upper or lower portion of theheating part 430. Theheating part 430 and the coolingagent circulating line 440 a of thefirst cooling part 440 illustrated inFIG. 8 are attached to thesecond chamber 410. That is, the coolingagent circulating line 440 a is wound on the outer surface of thesecond chamber 410 and then the side wall of the second chamber is cut open. Then, theheating part 430 is provided in the cut portion so that aquartz cover 430 b of theheating part 430 faces the outer surface of thefirst chamber 400. In the drawing, three lamp assemblies used for theheating part 430 are illustrated. As shown inFIG. 8 , in order to improve the cooling efficiency with respect to theheating part 430, the coolingagent circulating line 440 a is installed to pass over both sides and the lower portion of theheating part 430. - The apparatus for processing a
wafer 40 according to the present invention includes asecond cooling part 450 to directly lower the temperature of the wafer W received in thefirst chamber 400. Thesecond cooling part 450 is installed in thefirst chamber 400 in parallel with the axis direction of thefirst chamber 400. In addition, thesecond cooling part 450 is provided near the wafer W in thefirst chamber 400. -
FIG. 9 is a schematic diagram illustrating asecond cooling part 450. Referring toFIG. 9 , thesecond cooling part 450 is provided so that cooling gas is sprayed to the side portions of the wafers W received in thefirst chamber 400. Typically, thesecond cooling part 450 includes a sprayingnozzle 450 a havingholes 450 b facing the side portions of the wafer W. The sprayingnozzle 450 a is connected to a coolinggas storage portion 455. The cooling gas provided from the coolinggas storage portion 455 of thesecond cooling part 450 is sprayed to the side portions of the wafers W through theholes 450 b of the sprayingnozzle 450 a. At this time, the cooling gas is preferably sprayed to the space between the wafers W. The number of sprayingnozzles 450 a may be two or more. Similarly, the number ofholes 450 b in each sprayingnozzle 450 a may be two or more. The position and the number of the sprayingnozzles 450 a and theholes 450 b can be appropriately determined considering the uniformity and the required speed of the cooling of the wafer W. - The temperature of the wafer W can be rapidly raised using the
heating part 430 of thewafer processing apparatus 40 according to the present invention. Also, the temperature of the wafer W can be rapidly lowered using the first and thesecond cooling parts boat 420 may be advantageously processed. - The
wafer processing apparatus 40 may further include arotating part 460 installed at the upper portion of the first chamber 400 (as shown inFIG. 4 ). Therotating part 460 fixes theboat 420 received in thefirst chamber 400 and then rotates theboat 420. The wafer W rotates at a constant speed by means of therotating part 460 to uniformly transfer the heat applied to the wafer W and to uniformly cool the wafer W. - The apparatus for processing the
wafer 40 may further include a reactiongas introducing line 470 and anexhausting line 480 connected to thefirst chamber 400. -
FIG. 10 is a schematic cross-sectional view for explaining a reactiongas introducing line 470 and anexhausting line 480. The reactiongas introducing line 470 is connected to one portion of thefirst chamber 400 and the reaction gas is introduced into thefirst chamber 400 through the introducingline 470 when processing the wafer W. Theexhausting line 480 is connected to thefirst chamber 400 at the opposite portion of the introducingline 470, for exhausting by-products produced during processing the wafer W. Particularly, in addition to exhausting out the by-products, theexhausting line 480 functions to achieve vacuum in the receivingspace 400 a in thefirst chamber 400. That is, an element for vacuum pumping such as a vacuum pump (not shown) is connected to one side of theexhausting line 480 to achieve vacuum in the receivingspace 400 a or to exhaust the by-products in the receivingspace 400 a. Theexhausting line 480 may be further provided with an auxiliaryexhausting line 480 a connected to the adiabatic vacuum space (as shown inFIG. 4 ). Accordingly, theadiabatic vacuum space 410 a also can be evacuated during forming vacuum in thefirst chamber 400. Theexhausting line 480 is preferably installed near theheating part 430 because the by-products can be advantageously exhausted out at a portion of a higher temperature than the peripheral portion at a lower temperature. - The
apparatus 40 for processing the wafer may further include aload lock chamber 490 positioned under thefirst chamber 400. Theload lock chamber 490 maintains the wafers W to be received in thefirst chamber 400 in stand-by and stores processed wafers W. Theload lock chamber 490 is provided with agas introducing line 490 a for introducing an atmospheric gas into theload lock chamber 490 during loading and unloading of the wafers and agas exhausting line 490 b for achieving vacuum in theload lock chamber 490. When loading the wafers W into thefirst chamber 400, the inside of theload lock chamber 490 is made vacuous to accommodate the wafers W to the vacuum environment of thefirst chamber 400 and vacuum in thefirst chamber 400 is not broken during loading of the wafers W into thefirst chamber 400. In addition, when unloading the wafers W from thefirst chamber 400, the atmospheric gas is introduced through thegas introducing line 490 a to form an atmospheric pressure in theload lock chamber 490 to accommodate the wafers W to the exterior environment. Therefore, a stress applied to the wafers W due to a sudden change of the environment can be minimized. - The
load lock chamber 490 includes agate valve 490 c provided at one side thereof. The wafers W are transported into theload lock chamber 490 or taken out of theload lock chamber 490 through thegate valve 490 c. In addition, theload lock chamber 490 includes aslot valve 490 d for implementing opening/closing operation during transporting the wafers W into thefirst chamber 400. Theslot valve 490 d is opened during transporting the wafers W while closed during processing the wafers W. Theslot valve 490 d separates thefirst chamber 400 and theload lock chamber 490. - The
apparatus 40 for processing the wafer is installed under theload lock chamber 490 with awafer transporting portion 500 for up and down driving of thewafer boat 420. Since thewafer transporting portion 500 moves upwards and downwards, a lifter is preferably utilized. The transportingportion 500 transports a boat on which the wafers W are loaded between thefirst chamber 400 and theload lock chamber 490. - The
apparatus 40 for processing the wafer may include a remoteplasma generating device 510 connected to thefirst chamber 400. The remoteplasma generating device 510 excites the reaction gas that is introduced into thefirst chamber 400. Thus excited reaction gas is introduced upon the wafers W in a plasma state to process the wafers. - By using the apparatus for processing the wafer according to the present invention, a plurality of wafers W can be processed in-situ. Accordingly, when the plurality of wafers W are etched using the processing apparatus, the productivity can be maximized.
- According to the method for etching of the present invention, the wafer can be processed by applying the same method for processing the wafer as described above, except that changing a condition on the applying temperature and a plurality of wafers are used. In addition, an apparatus for etching also has a construction similar to the apparatus for processing the wafer.
- When an optional material formed on a wafer is etched using the method and apparatus for etching according to the present invention, the productivity can be improved. In particular, when the optional material is a native oxide, the etching method and the etching apparatus according to the present invention are quite appropriate.
- During the manufacture of a semiconductor device having a plurality of wiring lines in a structure thereof, an exposure to the atmosphere frequently occurs between process steps. Hence, a native oxide is grown on the wafer. Since the native oxide becomes a source for generating a failure of the semiconductor device, the native oxide is preferably removed. At this time, the productivity can be maximized when the etching method and the etching apparatus of the present invention is applied to etch the native oxide formed on a plurality of wafers simultaneously. In addition, the etching of the native oxide is accomplished in-situ in the same space, the productivity can be further improved. Since the etching apparatus may be independently installed from other semiconductor processing apparatuses, spatial and economic limitations may be inevitable. However, when compared with the conventional apparatus in which each process function is performed separately by a different apparatus, the spatial and economic limitation is somewhat lessened.
- Etching of Native Oxide
- An embodiment of etching a native oxide using the etching method and etching apparatus according to the present invention will be described in detail below with reference to
FIG. 11 . -
FIG. 11 is a timing chart for explaining a temperature change during etching a wafer according to an embodiment of the present invention. - A semiconductor device having a plurality of wiring lines on a wafer is manufactured. The semiconductor device includes the plurality of wiring lines and a contact structure. In order to form the plurality of wiring lines, the wafer is frequently exposed to the atmosphere. Silicon on the wafer makes contact with O2 in the atmosphere and a native oxide is grown at the top portion of the wafer, which also is a bottom portion of the contact.
- The wafers W, on which the native oxide is grown, are subsequently loaded on a
boat 420. After loading, for example, about 25 to 100 wafers on theboat 420, theboat 420 is transported into aload lock chamber 490 of theetching apparatus 40. In order to introduce theboat 420, on which the wafers W are loaded, into thechamber 490, agate valve 490 c of theload lock chamber 490 is opened. After introducing theboat 420 into theload lock chamber 490, thegate valve 490 c is closed. Then, the inner portion of theload lock chamber 490 is evacuated by exhausting through a load lockexhausting line 490 b. At this time, the vacuum atmosphere pressure of theload lock chamber 490 is almost at the same degree as that of thefirst chamber 400 in which an etching is to be implemented. - After achieving the vacuum atmosphere in the
load lock chamber 490, theslot valve 490 d of theload lock chamber 490 is opened. Next, a transportingpart 500 is moved upward to transport theboat 420 into a receivingspace 400 a of thefirst chamber 400. Then, therotating part 460 grasps the upper portion of theboat 420. Next, the transportingportion 500 is moved downward and theslot valve 490 d is closed. As a result, theboat 420, on which e.g. 100 wafers W are loaded, is received in thefirst chamber 400. - Thereafter, the inside of the
first chamber 400 in which theboat 420 including the wafers is received achieves vacuum by means of anexhausting line 480. At this time, anadiabatic space 410 a between the first and thesecond chamber exhausting line 480 a to achieve vacuum. - In step S110, the temperature of the
first chamber 400 is adjusted to about 20° C. This temperature is appropriate for implementing an etching operation of the native oxide. At this time, since theboat 420 rotates by means of arotating part 460, the wafer has a uniform temperature distribution. The temperature is controlled by a cooling agent, which is circulating within a coolingagent circulating line 440 a of the first cooling part. For example, a liquefied nitrogen, liquefied carbon dioxide, or cooling water circulate in the coolingagent circulating line 440 a to control the temperature. In addition, a nitrogen gas may be sprayed through asecond cooling part 450 to the wafers W loaded on theboat 420 to control the temperature. - Next, an etching gas is introduced into the
first chamber 400 through a reactiongas introducing line 470 for etching the native oxide at about 20° C. Accordingly, in step S112, the native oxide formed on the wafer is etched. As for the etching gas a fluoride-containing compound, such as NF3, is used and as for a carrier gas, a mixture gas of nitrogen and hydrogen is used. The etching gas is excited using a remoteplasma generating device 510 and then is introduced into thefirst chamber 400. The etching of the native oxide is implemented for about 30 seconds to etch about several A of the native oxide formed on the wafer. - After etching the native oxide, in step S114, the cooling agent circulation in
line 440 a of the first cooling part and the gas spraying through thesecond cooling part 450 are stopped and the temperature of the first chamber is rapidly raised to about 150° C. At this time, before raising the temperature, remaining cooling agent in the coolingagent circulating line 440 a of the first cooling part is completely removed by providing a purging gas through a separatedline 440 d (shown inFIG. 6 ). The removal of the cooling agent improves the raising efficiency of the temperature. At this time, the rapid rise in the temperature is accomplished within about 120 seconds. A rising rate of the temperature is about 65° C./min. The rapid rise of the temperature is implemented using aheating part 430. With the rise in the temperature, by-products produced during etching of the native oxide, such as silicon fluoride compounds are vaporized and exhausted out. During the rising of the temperature, by-products are partially separated from the wafer. - In step S116, the
first chamber 400 and the wafers are heated at the temperature of 150° C. By maintaining this temperature, most of the by-products produced during etching the native oxide, such as silicon fluoride compounds, are vaporized and exhausted out through the reactiongas exhausting line 480. The by-products are completely separated from the wafer and removed through theexhausting line 480. Therefore, an attachment of the by-products onto the wafer and to thefirst chamber 400 can be restrained. At this time, the temperature rising time and the maintaining time of the high temperature (time for implementing steps S114 and S116) combined is about 180 seconds. - Thereafter, in step S118, the temperature of the first and
second chamber agent circulating line 440 a of the first cooling part and the cooling gas spraying of thesecond cooling part 450. The cooling agent circulates along the coolingagent circulating line 440 a of the first cooling part to cool thefirst chamber 400 and lower the temperature of the inner portion of thefirst chamber 400. In addition, the wafer W is cooled and the temperature of the inner portion of thefirst chamber 400 is lowered by spraying the cooling gas to the wafer W through thesecond cooling part 450. The lowering of the temperature is accomplished within about 300 seconds. At this time, the lowering rate of the temperature is about 26° C./min. - In step S120, the temperature of wafers that completed the etching of the native oxide is stabilized at about 20° C. After completing the etching step, the wafers are carried out of the
first chamber 400. With the lowering of the temperature, theslot valve 490 d positioned between thefirst chamber 400 and theload lock chamber 490 is opened. Next, the transportingportion 500 is moved upward to support theboat 420 on which the wafers W are loaded and theboat 420 is separated from the rotatingportion 460. The transportingportion 500 is moved downward so that theboat 420 is received in theload lock chamber 490. Then, theslot valve 490 d is closed. - Next, an atmospheric gas, such as nitrogen gas is introduced through an atmospheric
gas introducing line 490 a to maintain theload lock chamber 490 at the atmospheric pressure. While maintaining the atmospheric pressure, agate valve 490 c is opened and theboat 420 holding wafers W is carried out from theload lock chamber 490. By repeating steps S110 to S120, the native oxide formed on a plurality of wafers is etched. - As described above, the native oxide formed on the plurality of wafers can be etched using the method and apparatus for etching of the present invention. In addition, the wafer and the apparatus can be protected from the by-products through an appropriate control of the temperature. In particular, a plurality of wafers can be processed in-situ using the method and apparatus of the present invention. Since the etching of the native oxide is carried out thorough a dry etching method according to the etching method and the etching apparatus of the present invention, damage to the wafer can be minimized.
- Therefore, processing of the wafer can be advantageously implemented according to the present invention. In particular, alternating treatments at a room temperature and at a high temperature can be advantageously accomplished in-situ.
- In addition, the native oxide formed on the wafer is easily etched. In particular, since the etching of the native oxide is implemented with respect to a plurality of wafers, the productivity is improved. However, the present invention can be applied for the manufacture of a semiconductor device with respect to only one wafer. The method of the present invention is particularly appropriate for use in the manufacture of the recent semiconductor device structure having multiple wiring lines.
- Further, since in the conventional process apparatus for processing a wafer and etching are independent, the apparatus of the present invention where both etching and other processing (heating/cooling) can be performed in-situ in the same space may be advantageously incorporated into the manufacture of the semiconductor device. Accordingly, the spatial and economic limitations are minimized.
- While preferred embodiments of the present invention have been disclosed herein and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood that the present invention should not be limited to these preferred embodiments but various changes and modifications can be made by one of ordinary skill in the art within the spirit and scope of the present invention as hereinafter claimed.
Claims (34)
1. A method for processing a wafer comprising:
i) adjusting an ambient temperature near a wafer to a first temperature;
ii) introducing a reaction gas onto the wafer at the first temperature for processing the wafer;
iii) rapidly raising the ambient temperature near the wafer to a second temperature higher than the first temperature for partially separating by-products produced during the processing of the wafer in (ii) from the wafer; and
iv) maintaining the second temperature for separating most of the by-products from the ambient of the wafer,
wherein i) to iv) are implemented in-situ within a same space.
2. A method for processing a wafer as claimed in claim 1 , wherein the first temperature is about 15 to 30° C.
3. A method for processing a wafer as claimed in claim 2 , wherein the ambient temperature near the wafer is adjusted to the first temperature using a cooling agent selected from the group consisting of liquefied nitrogen, carbon dioxide and cooling water.
4. A method for processing a wafer as claimed in claim 3 , wherein the cooling agent is in a mixture form of more than one cooling agents.
5. A method for processing a wafer as claimed in claim 1 , wherein processing the wafer includes etching a native oxide layer formed on the wafer using a reaction gas.
6. A method for processing a wafer as claimed in claim 5 , wherein etching the native oxide layer comprises:
a) using the reaction gas including a fluoride-containing compound,
b) using one of a carrier gas selected from the group consisting of nitrogen gas, hydrogen gas and a mixture thereof, and
c) using a remote plasma.
7. A method for processing a wafer as claimed in claim 6 , wherein the fluoride-containing compound is NF3.
8. A method for processing a wafer as claimed in claim 5 , wherein the etching of the native oxide layer is implemented for about 20 to 40 seconds.
9. A method for processing a wafer as claimed in claim 8 , wherein the etching of the native oxide layer is implemented for about 30 seconds.
10. A method for processing a wafer as claimed in claim 1 , wherein the second temperature is about 100 to 200° C.
11. A method for processing a wafer as claimed in claim 1 , wherein a temperature rising rate from the first temperature to the second temperature is about 35 to 92.5° C. per minute.
12. A method for processing a wafer as claimed in claim 11 , wherein the ambient temperature near the wafer reaches to the second temperature using a halogen lamp.
13. A method for processing a wafer as claimed in claim 1 , wherein most of the by-products are separated from the wafer during iv) through a vaporization.
14. A method for processing a wafer as claimed in claim 1 , wherein iii) and iv) are implemented for a combined time of about 150 to 210 seconds.
15. A method for processing a wafer as claimed in claim 14 , wherein iii) and iv) are implemented for a combined time of about 180 seconds.
16. A method for processing a wafer as claimed in claim 1 , wherein a plurality of wafers is processed simultaneously.
17. A method for processing a wafer as claimed in claim 1 , further comprising:
v) lowering the ambient temperature near the wafer from the second temperature to the first temperature.
18. A method for processing a wafer as claimed in claim 17 , wherein a temperature lowering rate from the second temperature to the first temperature is in the range of about 14 to 37° C. per minute.
19. A method for processing a wafer as claimed in claim 17 , wherein the lowering of the ambient temperature to the first temperature is accomplished using any one of a cooling agent selected from the group consisting of liquefied nitrogen, carbon dioxide and cooling water.
20. A method for processing a wafer as claimed in claim 19 , wherein the cooling agent is in a mixture form of more than one cooling agent.
21. A method for processing a wafer as claimed in claim 17 , wherein v) is implemented in-situ with i) to iv) within the same space.
22. A method for processing a wafer as claimed in claim 17 , wherein a plurality of wafers are processed simultaneously.
23. A method for etching a predetermined layer formed on a wafer comprising:
i) adjusting a temperature in a chamber, in which a plurality of wafers on which a predetermined material layer is formed are introduced, to a temperature of about 15 to 30° C. suitable for etching the predetermined material layer;
ii) introducing an etching gas into the chamber at a temperature of about 15 to 30° C. for dry etching the predetermined material layer formed on the wafer;
iii) rapidly raising the temperature in the chamber to a temperature of about 100 to 200° C. for heating the wafer to partially vaporize by-products produced during implementing the dry etching and to drive out the by-products from an ambient of the wafer;
iv) maintaining the temperature in the chamber at about 100 to 200° C. for vaporizing and driving out the by-products from the ambient of the wafer and from an inner portion of the chamber; and
v) lowering and re-adjusting the temperature in the chamber to a temperature of about 15 to 30° C. suitable for implementing the etching,
wherein i) to v) are implemented in-situ within a same space.
24. A method for etching a predetermined layer formed on a wafer as claimed in claim 23 , wherein the temperature for implementing the etching is accomplished using any one of a cooling agent selected from the group consisting of liquefied nitrogen, carbon dioxide and cooling water.
25. A method for etching a predetermined layer formed on a wafer as claimed in claim 24 , wherein the cooling agent is in a mixture form of more than one cooling agent.
26. A method for etching a predetermined layer formed on a wafer as claimed in claim 23 , wherein the predetermined material includes a native oxide and an etching of the native oxide comprises:
a) using a reaction gas including a fluoride-containing compound,
b) using any one of a carrier gas selected from the group consisting of nitrogen gas, hydrogen gas and a mixture thereof, and
c) using a remote plasma.
27. A method for etching a predetermined layer formed on a wafer as claimed in claim 26 , wherein the fluoride-containing compound is NF3.
28. A method for etching a predetermined layer formed on a wafer as claimed in claim 26 , wherein the etching of the native oxide is implemented for about 20 to 40 seconds.
29. A method for etching a predetermined layer formed on a wafer as claimed in claim 28 , wherein the etching of the native oxide is implemented for about 30 seconds.
30. A method for etching a predetermined layer formed on a wafer as claimed in claim 23 , wherein a rising rate of the temperature in the chamber from a range of about 15 to 30° C. to a range of about 100 to 200° C. is about 35 to 92.5° C. per minute.
31. A method for etching a predetermined layer formed on a wafer as claimed in claim 23 , wherein iii) and iv) are implemented for a combined time of about 150 to 210 seconds.
32. A method for etching a predetermined layer formed on a wafer as claimed in claim 31 , wherein iii) and iv) are implemented for a combined time of about 180 seconds.
33. A method for etching a predetermined layer formed on a wafer as claimed in claim 23 , wherein a lowering rate of the temperature in the chamber from the range of 100 to 200° C. to the range of 15 to 30° C. is about 14 to 37° C. per minute.
34-72. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/050,738 US20050130451A1 (en) | 2001-09-25 | 2005-02-07 | Method for processing a wafer and apparatus for performing the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2001-0059323A KR100431657B1 (en) | 2001-09-25 | 2001-09-25 | Method and apparatus for processing a wafer, method and apparatus for etching a wafer |
KR2001-59323 | 2001-09-25 | ||
US10/236,939 US6869500B2 (en) | 2001-09-25 | 2002-09-09 | Method for processing a wafer and apparatus for performing the same |
US11/050,738 US20050130451A1 (en) | 2001-09-25 | 2005-02-07 | Method for processing a wafer and apparatus for performing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/236,939 Division US6869500B2 (en) | 2001-09-25 | 2002-09-09 | Method for processing a wafer and apparatus for performing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050130451A1 true US20050130451A1 (en) | 2005-06-16 |
Family
ID=19714652
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/236,939 Expired - Fee Related US6869500B2 (en) | 2001-09-25 | 2002-09-09 | Method for processing a wafer and apparatus for performing the same |
US11/050,738 Abandoned US20050130451A1 (en) | 2001-09-25 | 2005-02-07 | Method for processing a wafer and apparatus for performing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/236,939 Expired - Fee Related US6869500B2 (en) | 2001-09-25 | 2002-09-09 | Method for processing a wafer and apparatus for performing the same |
Country Status (4)
Country | Link |
---|---|
US (2) | US6869500B2 (en) |
JP (1) | JP4077699B2 (en) |
KR (1) | KR100431657B1 (en) |
DE (1) | DE10244409B4 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070138136A1 (en) * | 2005-12-16 | 2007-06-21 | Jason Plumhoff | Method for etching photolithographic substrates |
TWI489527B (en) * | 2011-11-17 | 2015-06-21 | Eugene Technology Co Ltd | Apparatus for processing substrate for supplying reaction gas having phase difference |
US9593415B2 (en) | 2011-11-17 | 2017-03-14 | Eugene Technology Co., Ltd. | Substrate processing apparatus including auxiliary gas supply port |
US9869019B2 (en) | 2012-01-04 | 2018-01-16 | Eugene Technology Co., Ltd. | Substrate processing apparatus including processing unit |
US9875895B2 (en) | 2011-11-17 | 2018-01-23 | Eugene Technology Co., Ltd. | Substrate processing apparatus including exhaust ports and substrate processing method |
US9953850B2 (en) | 2011-11-17 | 2018-04-24 | Eugene Technology Co., Ltd. | Substrate processing apparatus including heat-shield plate |
Families Citing this family (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6670071B2 (en) * | 2002-01-15 | 2003-12-30 | Quallion Llc | Electric storage battery construction and method of manufacture |
JP3910151B2 (en) * | 2003-04-01 | 2007-04-25 | 東京エレクトロン株式会社 | Heat treatment method and heat treatment apparatus |
US7763548B2 (en) * | 2003-08-06 | 2010-07-27 | Micron Technology, Inc. | Microfeature workpiece processing system for, e.g., semiconductor wafer analysis |
US7235138B2 (en) * | 2003-08-21 | 2007-06-26 | Micron Technology, Inc. | Microfeature workpiece processing apparatus and methods for batch deposition of materials on microfeature workpieces |
US7344755B2 (en) * | 2003-08-21 | 2008-03-18 | Micron Technology, Inc. | Methods and apparatus for processing microfeature workpieces; methods for conditioning ALD reaction chambers |
US7422635B2 (en) * | 2003-08-28 | 2008-09-09 | Micron Technology, Inc. | Methods and apparatus for processing microfeature workpieces, e.g., for depositing materials on microfeature workpieces |
US7056806B2 (en) * | 2003-09-17 | 2006-06-06 | Micron Technology, Inc. | Microfeature workpiece processing apparatus and methods for controlling deposition of materials on microfeature workpieces |
US7282239B2 (en) * | 2003-09-18 | 2007-10-16 | Micron Technology, Inc. | Systems and methods for depositing material onto microfeature workpieces in reaction chambers |
US7955991B2 (en) * | 2003-09-19 | 2011-06-07 | Hitachi Kokussai Electric Inc. | Producing method of a semiconductor device using CVD processing |
US7647886B2 (en) * | 2003-10-15 | 2010-01-19 | Micron Technology, Inc. | Systems for depositing material onto workpieces in reaction chambers and methods for removing byproducts from reaction chambers |
US7258892B2 (en) * | 2003-12-10 | 2007-08-21 | Micron Technology, Inc. | Methods and systems for controlling temperature during microfeature workpiece processing, e.g., CVD deposition |
KR101025323B1 (en) | 2004-01-13 | 2011-03-29 | 가부시키가이샤 아루박 | Etching apparatus and etching method |
JP4495471B2 (en) | 2004-01-13 | 2010-07-07 | 三星電子株式会社 | Etching method |
US7906393B2 (en) * | 2004-01-28 | 2011-03-15 | Micron Technology, Inc. | Methods for forming small-scale capacitor structures |
US20050249873A1 (en) * | 2004-05-05 | 2005-11-10 | Demetrius Sarigiannis | Apparatuses and methods for producing chemically reactive vapors used in manufacturing microelectronic devices |
US8133554B2 (en) | 2004-05-06 | 2012-03-13 | Micron Technology, Inc. | Methods for depositing material onto microfeature workpieces in reaction chambers and systems for depositing materials onto microfeature workpieces |
KR100580584B1 (en) * | 2004-05-21 | 2006-05-16 | 삼성전자주식회사 | Method for cleaning a surface of a remote plasma generating tube and method and apparatus for processing a substrate using the same |
US7699932B2 (en) * | 2004-06-02 | 2010-04-20 | Micron Technology, Inc. | Reactors, systems and methods for depositing thin films onto microfeature workpieces |
US20060165873A1 (en) * | 2005-01-25 | 2006-07-27 | Micron Technology, Inc. | Plasma detection and associated systems and methods for controlling microfeature workpiece deposition processes |
US8211235B2 (en) * | 2005-03-04 | 2012-07-03 | Picosun Oy | Apparatuses and methods for deposition of material on surfaces |
US20060237138A1 (en) * | 2005-04-26 | 2006-10-26 | Micron Technology, Inc. | Apparatuses and methods for supporting microelectronic devices during plasma-based fabrication processes |
US7407892B2 (en) * | 2005-05-11 | 2008-08-05 | Micron Technology, Inc. | Deposition methods |
WO2007020926A1 (en) * | 2005-08-15 | 2007-02-22 | F.T.L. Co., Ltd. | Method for surface treating semiconductor |
US7789965B2 (en) * | 2006-09-19 | 2010-09-07 | Asm Japan K.K. | Method of cleaning UV irradiation chamber |
JP4881262B2 (en) * | 2006-11-28 | 2012-02-22 | 株式会社荏原製作所 | Substrate surface treatment method |
US20080286978A1 (en) * | 2007-05-17 | 2008-11-20 | Rong Chen | Etching and passivating for high aspect ratio features |
US20080289650A1 (en) * | 2007-05-24 | 2008-11-27 | Asm America, Inc. | Low-temperature cleaning of native oxide |
US20100184297A1 (en) * | 2007-06-22 | 2010-07-22 | Mikio Takagi | Method for protecting semiconductor wafer and process for producing semiconductor device |
KR101116972B1 (en) * | 2007-12-27 | 2012-03-14 | 샤프 가부시키가이샤 | Plasma processing apparatus, heating device for plasma processing apparatus, and plasma processing method |
US7871937B2 (en) | 2008-05-16 | 2011-01-18 | Asm America, Inc. | Process and apparatus for treating wafers |
KR101013229B1 (en) * | 2008-12-08 | 2011-02-10 | (주)제스솔라 | Dry etching apparatus for manufacturing of solar cell |
KR101146118B1 (en) * | 2008-12-09 | 2012-05-16 | 주식회사 테스 | Dry etch method for silicon oxide |
KR101078723B1 (en) * | 2008-12-30 | 2011-11-02 | 주식회사 하이닉스반도체 | Method of manufacturing semiconductor device |
US20110061810A1 (en) * | 2009-09-11 | 2011-03-17 | Applied Materials, Inc. | Apparatus and Methods for Cyclical Oxidation and Etching |
US20110065276A1 (en) * | 2009-09-11 | 2011-03-17 | Applied Materials, Inc. | Apparatus and Methods for Cyclical Oxidation and Etching |
US20110061812A1 (en) * | 2009-09-11 | 2011-03-17 | Applied Materials, Inc. | Apparatus and Methods for Cyclical Oxidation and Etching |
KR101430422B1 (en) | 2010-04-08 | 2014-08-14 | 지멘스 메디컬 솔루션즈 유에스에이, 인크. | Synthesis of 18f-labeled tracers in hydrous organic solvents |
KR101717670B1 (en) | 2011-06-15 | 2017-03-17 | 삼성전자주식회사 | Method for manufacturing light emitting diode |
US9299557B2 (en) | 2014-03-19 | 2016-03-29 | Asm Ip Holding B.V. | Plasma pre-clean module and process |
US9474163B2 (en) | 2014-12-30 | 2016-10-18 | Asm Ip Holding B.V. | Germanium oxide pre-clean module and process |
US10373850B2 (en) | 2015-03-11 | 2019-08-06 | Asm Ip Holding B.V. | Pre-clean chamber and process with substrate tray for changing substrate temperature |
KR101720620B1 (en) * | 2015-04-21 | 2017-03-28 | 주식회사 유진테크 | Substrate Processing Apparatus and Method of Cleaning Chamber |
KR101874822B1 (en) * | 2016-04-01 | 2018-07-06 | 주식회사 테스 | Method for selective etching of silicon oxide film |
CN110970344A (en) * | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | Substrate holding apparatus, system including the same, and method of using the same |
CN112086384A (en) * | 2020-09-28 | 2020-12-15 | 广州粤芯半导体技术有限公司 | Dry etching machine table and manufacturing method of semiconductor device |
US11545347B2 (en) | 2020-11-05 | 2023-01-03 | Applied Materials, Inc. | Internally divisible process chamber using a shutter disk assembly |
CN113097105B (en) * | 2021-03-25 | 2023-11-21 | 浙江焜腾红外科技有限公司 | Dry etching device and method for second-class superlattice refrigerating infrared chip |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5011794A (en) * | 1989-05-01 | 1991-04-30 | At&T Bell Laboratories | Procedure for rapid thermal annealing of implanted semiconductors |
US5015330A (en) * | 1989-02-28 | 1991-05-14 | Kabushiki Kaisha Toshiba | Film forming method and film forming device |
US5282925A (en) * | 1992-11-09 | 1994-02-01 | International Business Machines Corporation | Device and method for accurate etching and removal of thin film |
US5314541A (en) * | 1991-05-28 | 1994-05-24 | Tokyo Electron Limited | Reduced pressure processing system and reduced pressure processing method |
US5328558A (en) * | 1992-03-25 | 1994-07-12 | Tokyo Electron Limited | Method for etching an SiO2 film |
US5346555A (en) * | 1992-07-30 | 1994-09-13 | Kabushiki Kaisha Toshiba | Device for thermal treatment and film forming process |
US5363320A (en) * | 1990-12-14 | 1994-11-08 | Tektronix, Inc. | Automatic compilation of model equations into a gradient based analog simulator |
US5584963A (en) * | 1993-05-18 | 1996-12-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device manufacturing apparatus and cleaning method for the apparatus |
US5636320A (en) * | 1995-05-26 | 1997-06-03 | International Business Machines Corporation | Sealed chamber with heating lamps provided within transparent tubes |
US6015724A (en) * | 1995-11-02 | 2000-01-18 | Semiconductor Energy Laboratory Co. | Manufacturing method of a semiconductor device |
US6167837B1 (en) * | 1998-01-15 | 2001-01-02 | Torrex Equipment Corp. | Apparatus and method for plasma enhanced chemical vapor deposition (PECVD) in a single wafer reactor |
US6225218B1 (en) * | 1995-12-20 | 2001-05-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and its manufacturing method |
US6255151B1 (en) * | 1997-12-19 | 2001-07-03 | Hitachi, Ltd. | Semiconductor integrated circuit device and method of manufacturing same |
US6265778B1 (en) * | 1999-07-27 | 2001-07-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with a multi-level interconnection structure |
US6352593B1 (en) * | 1997-08-11 | 2002-03-05 | Torrex Equipment Corp. | Mini-batch process chamber |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4545327A (en) * | 1982-08-27 | 1985-10-08 | Anicon, Inc. | Chemical vapor deposition apparatus |
JPS63307740A (en) * | 1987-06-09 | 1988-12-15 | Semiconductor Energy Lab Co Ltd | Photochemical reaction processing device |
JP2701847B2 (en) | 1987-09-09 | 1998-01-21 | 東京エレクトロン株式会社 | Heat treatment method for semiconductor wafer |
WO1994018695A1 (en) * | 1993-02-05 | 1994-08-18 | Asm Japan K.K. | Apparatus for heat treatment |
JP3583467B2 (en) * | 1994-05-30 | 2004-11-04 | 株式会社東芝 | Apparatus and method for manufacturing semiconductor device |
US5855677A (en) * | 1994-09-30 | 1999-01-05 | Applied Materials, Inc. | Method and apparatus for controlling the temperature of reaction chamber walls |
JPH08186081A (en) * | 1994-12-29 | 1996-07-16 | F T L:Kk | Manufacture of semiconductor device and manufacturing equipment for semiconductor device |
US6193811B1 (en) * | 1999-03-03 | 2001-02-27 | Applied Materials, Inc. | Method for improved chamber bake-out and cool-down |
KR100338768B1 (en) * | 1999-10-25 | 2002-05-30 | 윤종용 | Method for removing oxide layer and semiconductor manufacture apparatus for removing oxide layer |
-
2001
- 2001-09-25 KR KR10-2001-0059323A patent/KR100431657B1/en not_active IP Right Cessation
-
2002
- 2002-09-09 US US10/236,939 patent/US6869500B2/en not_active Expired - Fee Related
- 2002-09-19 JP JP2002273316A patent/JP4077699B2/en not_active Expired - Fee Related
- 2002-09-24 DE DE10244409A patent/DE10244409B4/en not_active Expired - Fee Related
-
2005
- 2005-02-07 US US11/050,738 patent/US20050130451A1/en not_active Abandoned
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5015330A (en) * | 1989-02-28 | 1991-05-14 | Kabushiki Kaisha Toshiba | Film forming method and film forming device |
US5011794A (en) * | 1989-05-01 | 1991-04-30 | At&T Bell Laboratories | Procedure for rapid thermal annealing of implanted semiconductors |
US5363320A (en) * | 1990-12-14 | 1994-11-08 | Tektronix, Inc. | Automatic compilation of model equations into a gradient based analog simulator |
US5314541A (en) * | 1991-05-28 | 1994-05-24 | Tokyo Electron Limited | Reduced pressure processing system and reduced pressure processing method |
US5328558A (en) * | 1992-03-25 | 1994-07-12 | Tokyo Electron Limited | Method for etching an SiO2 film |
US5346555A (en) * | 1992-07-30 | 1994-09-13 | Kabushiki Kaisha Toshiba | Device for thermal treatment and film forming process |
US5282925A (en) * | 1992-11-09 | 1994-02-01 | International Business Machines Corporation | Device and method for accurate etching and removal of thin film |
US5584963A (en) * | 1993-05-18 | 1996-12-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device manufacturing apparatus and cleaning method for the apparatus |
US5636320A (en) * | 1995-05-26 | 1997-06-03 | International Business Machines Corporation | Sealed chamber with heating lamps provided within transparent tubes |
US6015724A (en) * | 1995-11-02 | 2000-01-18 | Semiconductor Energy Laboratory Co. | Manufacturing method of a semiconductor device |
US6225218B1 (en) * | 1995-12-20 | 2001-05-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and its manufacturing method |
US6352593B1 (en) * | 1997-08-11 | 2002-03-05 | Torrex Equipment Corp. | Mini-batch process chamber |
US6255151B1 (en) * | 1997-12-19 | 2001-07-03 | Hitachi, Ltd. | Semiconductor integrated circuit device and method of manufacturing same |
US6167837B1 (en) * | 1998-01-15 | 2001-01-02 | Torrex Equipment Corp. | Apparatus and method for plasma enhanced chemical vapor deposition (PECVD) in a single wafer reactor |
US6265778B1 (en) * | 1999-07-27 | 2001-07-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with a multi-level interconnection structure |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070138136A1 (en) * | 2005-12-16 | 2007-06-21 | Jason Plumhoff | Method for etching photolithographic substrates |
US7749400B2 (en) | 2005-12-16 | 2010-07-06 | Jason Plumhoff | Method for etching photolithographic substrates |
TWI489527B (en) * | 2011-11-17 | 2015-06-21 | Eugene Technology Co Ltd | Apparatus for processing substrate for supplying reaction gas having phase difference |
US9593415B2 (en) | 2011-11-17 | 2017-03-14 | Eugene Technology Co., Ltd. | Substrate processing apparatus including auxiliary gas supply port |
US9620395B2 (en) | 2011-11-17 | 2017-04-11 | Eugene Technology Co., Ltd. | Apparatus for processing substrate for supplying reaction gas having phase difference |
US9875895B2 (en) | 2011-11-17 | 2018-01-23 | Eugene Technology Co., Ltd. | Substrate processing apparatus including exhaust ports and substrate processing method |
US9953850B2 (en) | 2011-11-17 | 2018-04-24 | Eugene Technology Co., Ltd. | Substrate processing apparatus including heat-shield plate |
US10593545B2 (en) | 2011-11-17 | 2020-03-17 | Eugene Technology Co., Ltd. | Method for substrate processing using exhaust ports |
US9869019B2 (en) | 2012-01-04 | 2018-01-16 | Eugene Technology Co., Ltd. | Substrate processing apparatus including processing unit |
Also Published As
Publication number | Publication date |
---|---|
KR100431657B1 (en) | 2004-05-17 |
DE10244409B4 (en) | 2009-09-17 |
DE10244409A1 (en) | 2003-04-30 |
US20030060030A1 (en) | 2003-03-27 |
KR20030026475A (en) | 2003-04-03 |
JP4077699B2 (en) | 2008-04-16 |
JP2003124172A (en) | 2003-04-25 |
US6869500B2 (en) | 2005-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6869500B2 (en) | Method for processing a wafer and apparatus for performing the same | |
US7235137B2 (en) | Conductor treating single-wafer type treating device and method for semi-conductor treating | |
US9362149B2 (en) | Etching method, etching apparatus, and storage medium | |
JP6339057B2 (en) | Substrate processing apparatus, semiconductor device manufacturing method, and program | |
US20030000645A1 (en) | Apparatus and method for reducing leakage in a capacitor stack | |
JP6692202B2 (en) | Substrate processing method and substrate processing apparatus | |
JP5809144B2 (en) | Substrate processing method and substrate processing apparatus | |
US11127597B2 (en) | Etching method | |
JP4124543B2 (en) | Surface treatment method and apparatus | |
KR101678266B1 (en) | Device for producing and method for producing semiconductor device | |
KR20200013606A (en) | Etching method and etching apparatus | |
JP3667038B2 (en) | CVD film forming method | |
JP2004111747A (en) | Method of processing semiconductor substrate, and semiconductor device | |
US20160236244A1 (en) | Substrate processing method and substrate processing apparatus | |
JP7294999B2 (en) | Etching method | |
US7615251B2 (en) | Processing device using shower head structure and processing method | |
JP2010212391A (en) | Method of manufacturing semiconductor device and substrate processing apparatus | |
KR102095983B1 (en) | Substrate treating apparatus and substrate treating method | |
JP2001007117A (en) | Treating apparatus and treating method | |
JPH1174264A (en) | Formation of silicon oxide film | |
JP4157508B2 (en) | CVD film forming method | |
KR20140033900A (en) | Substrate processing method | |
JP2010147417A (en) | Manufacturing method of semiconductor device, and substrate processing apparatus | |
JP2001326223A (en) | Forming method of metal oxide film and film-formed treatment system | |
JP2005209712A (en) | Manufacturing method for semiconductor device and substrate treatment equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |