US20050093180A1 - Chip scale packaged semiconductor device - Google Patents

Chip scale packaged semiconductor device Download PDF

Info

Publication number
US20050093180A1
US20050093180A1 US10/924,973 US92497304A US2005093180A1 US 20050093180 A1 US20050093180 A1 US 20050093180A1 US 92497304 A US92497304 A US 92497304A US 2005093180 A1 US2005093180 A1 US 2005093180A1
Authority
US
United States
Prior art keywords
semiconductor chips
semiconductor
package bases
package
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/924,973
Inventor
Hirofumi Makimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to US10/924,973 priority Critical patent/US20050093180A1/en
Publication of US20050093180A1 publication Critical patent/US20050093180A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect

Definitions

  • the present invention relates to a semiconductor device and a method of manufacturing the semiconductor device and, more particularly, relates to a semiconductor device having a chip scale package (hereinafter referred to as CSP) structure and to a method of manufacturing the semiconductor device.
  • CSP chip scale package
  • CSP is a general term of a package size equal to or slightly bigger than size of a semiconductor chip.
  • CSP has a structure in which semiconductor chips are mounted on a package base of a size equal to or slightly bigger than the size of the semiconductor chips. Electrodes of these miconductor chips and those of the package base are electrically connected, and they are sealed with a resin.
  • the CSP has been conventionally formed by a method in which a semiconductor wafer is cut into semiconductor chips, then the semiconductor chips are mounted on a substrate serving as a package base at predetermined positions and bonded thereto, and they are collectively sealed with a resin, thereafter the sealing resin and the substrate are cut into pieces together at the parts between the semiconductor chips.
  • a semiconductor wafer (not being cut into semiconductor chips yet) is mounted on a substrate and bonded thereto, then the semiconductor wafer and the substrate are cut together, and the cut and divided semiconductor chips and package bases are sealed with a resin.
  • the method essentially includes a step of positioning and mounting the cut and divided semiconductor chips one by one on the substrate.
  • the Japanese Patent Publication (unexamined) No. 232256/1997 proposed a method of forming a semiconductor device having a CSP structure.
  • the proposed method includes the steps of mounting and bonding a semiconductor wafer (not being cut into semiconductor chips yet) on a substrate, cutting only the semiconductor wafer into semiconductor chips, filling spaces between the cut semiconductor chips as well as between the semiconductor chips and the substrate with a sealing resin, and then cutting together the sealing resin and the substrate between the semiconductor chips at the same time.
  • Japanese Patent Publication (unexamined) No. 35972/2001 proposed a method of forming a semiconductor device having a structure.
  • this proposed method at the time of cutting the semiconductor wafer into semiconductor chips, a part of the substrate is also cut and filled with a sealing resin at the same time.
  • a sealing resin at the time of cutting the semiconductor wafer into semiconductor chips.
  • a semiconductor wafer is cut into semiconductor chips in the state of mounting the semiconductor wafer on the substrate, and the sealing resin for filling the spaces formed by cutting the semiconductor wafer is used as a sealing material when the semiconductor chips are divided into separate pieces. Therefore, dicing lines that include a sealing resin must be provided on the semiconductor wafer at the parts between the individual semiconductor chips to be formed, and this causes a problem of reducing number of semiconductor chips obtained from one piece of wafer.
  • the sealing with a resin is performed in the state that the substrate on which the semiconductor chips are mounted is not completely cut, and therefore side faces (cut faces) of the package bases formed by cutting the substrate remain not sealed with the resin.
  • the semiconductor device formed by such manufacturing method is low in reliability due to moisture absorption from the side faces of the package bases and so on.
  • the present invention was made to resolve the above-discussed problems and has an object of providing a highly reliable semiconductor device and a method of manufacturing the semiconductor device, in which number of working processes can be reduced without decreasing number of semiconductor chips obtained from one piece of wafer, thus productivity being improved.
  • a semiconductor device includes: semiconductor chips mounted on package bases; electrode pads provided on the semiconductor chips; and connecting electrode pads provided on the package bases; the electrode pads being electrically connected to the connecting electrode pads: and
  • a method of manufacturing a semiconductor device includes the steps of: positioning and mounting a semiconductor wafer, where a large number of semiconductor chips are formed, on a substrate, where large number of package bases are formed, and flip-chip-bonding electrode pads respectively provided on the semiconductor chips and connecting electrode pads respectively provided on the package bases; mounting the flip-chip-bonded semiconductor wafer and substrate on a dicing sheet and cutting and dividing the semiconductor wafer and the substrate into semiconductor chips; filling with a sealing resin spaces between adjoining semiconductor chips as well as between adjoining package bases and spaces where the bonded semiconductor chips and package bases are joined, while expanding the dicing sheet thereby expanding spaces between the cut semiconductor chips; and cutting the large number of bonded semiconductor chips and package bases sealed with the resin into separate pieces of semiconductor chips with the sealing resin left on both sides of cut faces.
  • the semiconductor wafer formed with the large number of semiconductor chips is positioned and mounted on the substrate formed with the large number of package bases, and the semiconductor chips and the package bases are collectively sealed with a resin. Consequently, any working process such as handling and bonding the semiconductor chips one by one is no longer necessary, thus the productivity is improved. Furthermore, after the bonded semiconductor chips and package bases are cut into separate pieces, the spaces for forming the sealing resin necessary for the semiconductor device are provided between the adjoining semiconductor chips by the expanding process. Accordingly, at the time of forming these miconductor chips on the wafer, it is not necessary to provide any space for forming the sealing resin between the adjoining semiconductor chips. Therefore, number of semiconductor chips obtained from one piece of wafer is increased as much resulting in improvement of production efficiency. Thus the invention can provide a highly productive manufacturing method of a semiconductor device.
  • FIGS. 1 ( a ) and ( b ) are schematic views each showing a semiconductor device according to Embodiment 1 of the present invention.
  • FIGS. 2 ( a ) to ( e ) are views each for explaining a manufacturing method of the semiconductor device according to Embodiment 1 of the invention.
  • FIG. 3 is a schematic view for explaining another manufacturing method of the semiconductor device according to Embodiment 1 of the invention.
  • FIGS. 1 ( a ) and ( b ) are schematic views each showing a semiconductor device according to Embodiment 1 of the present invention, and in which (a) is a perspective view and (b) is a sectional view.
  • FIGS. 2 ( a ) to ( e ) are views each for explaining a manufacturing method of the semiconductor device according to Embodiment 1 of the invention, and in which (a) and (b) are perspective views, and (c), (d) and (e) are sectional views.
  • reference numeral 1 is a semiconductor device
  • numeral 2 is a semiconductor chip
  • numeral 3 is a package base
  • numeral 4 is sealing resin made of, for example, an insulating epoxy resin
  • numeral 5 is an external terminal (a bump made of gold, solder, or the like in this embodiment) for connection with an external substrate
  • numeral 6 is a semiconductor wafer from which a large number of semiconductor chips 2 are formed
  • numeral 7 is a substrate made of a glass epoxy base material and so on from which a large number of package bases 3 are formed
  • numerals 8 a and 8 b are adhesive dicing sheets made of vinyl chloride and so on
  • numeral 9 is a ring for dicing.
  • the semiconductor wafer 6 is placed on the substrate 7 facing each other, and positioning is conducted using alignment marks (not shown) preliminarily given on the semiconductor wafer 6 and the substrate 7 respectively. Then electrode pads (not shown) of the respective semiconductor chips 2 formed on the semiconductor wafer 6 and connecting electrode pads (not shown) on the substrate 7 (serving as the package bases 3 ) provided at places corresponding to the electrode pads are coincided to each other and bonded together. Then the electrode pads of the semiconductor chips 2 and the connecting electrode pads of the package bases 3 are electrically connected.
  • the electrode pads of the semiconductor chips 2 and the connecting electrode pads of the package bases 3 are bonded (flip-chip-bonding) using bumps made of gold, solder, or the like formed on the electrode pads on one side by any publicly known connection technique such as thermocompression bonding.
  • the spaces between the semiconductor chips 2 formed by the expanding process are established to be a value obtained by adding a dicing line width required for cutting to the double of the sealing resin thickness required at the time of forming the semiconductor device 1 .
  • the sealing resin 4 is supplied to the large number of bonded semiconductor chips 2 and package bases 3 kept with a predetermined space between them on the dicing sheet 8 a , thus the spaces where the bonded semiconductor chips 2 and package bases 3 are joined and surroundings of the bonded semiconductor chips 2 and package bases 3 are filled with the sealing resin 4 , and the sealing resin 4 is hardened.
  • the semiconductor chips 2 and the package bases 3 are sealed by any method such as applying, spraying, transfer molding, electrodepositing or the like.
  • another dicing sheet 8 b is pasted on the semiconductor chip 2 side of the large number of semiconductor chips 2 and package bases 3 sealed with the resin, and the dicing sheet 8 a on the side of the package base 3 is exfoliated.
  • the large number of semiconductor chips 2 and package bases 3 sealed with the resin pasted on the dicing sheet 8 b is turned so that the package base 3 side comes to upside.
  • the bumps 5 made of gold, solder or the like serving as external terminals for connection with the external substrate are formed on external electrode pads (not shown) provided on the package bases 3 .
  • the connecting electrode pads and the external electrode pads provided on the package bases 3 are electrically connected via through holes or the like provided on the package bases 3 .
  • the large number of semiconductor chips 2 and package bases 3 sealed with the resin on the dicing sheet 8 b are cut into separate pieces of semiconductor chips 2 (package bases 3 ) while the sealing resin of a predetermined thickness being left on both sides of cut faces.
  • the sealing resin material not including any other material is subject to cutting, and it is therefore possible to use a laser beam or the like instead of cutting with a generally used cutting blade.
  • a semiconductor device having a CSP structure is formed, and in which the space where the semiconductor chip 2 and the package base 3 are joined together is filled with the sealing resin, and five faces other than the face where the bumps 5 serving as external terminals of the package base 3 are formed are coated with the sealing resin.
  • the upper face of the semiconductor chip 2 (on the back side of the face where the electrode pads are formed) of relatively low hygroscopicity is not always necessary to be covered with the sealing resin 4 .
  • a dicing sheet holding the large number of semiconductor chips 2 and package bases 3 sealed with resin is pasted on the semiconductor chip 2 side from the package base 3 side, and the semiconductor chips 2 and the package bases 3 are cut and divided into separate pieces after forming the bumps 5 for connection with the external substrate.
  • the semiconductor device 1 it is also preferable to form the semiconductor device 1 by cutting the semiconductor chips 2 and the package bases 3 into separate pieces of semiconductor chips 2 while holding the package base 3 side held on the dicing sheet 8 a ( FIG. 2 ( c )).
  • the semiconductor device has a structure in which five faces other than the face, where the bumps 5 serving as external terminals of the package base 3 are formed, are continuously coated with the sealing resin 4 . Cut faces and other parts of the base material forming the package base 3 where hygroscopicity tends to be relatively high are not exposed, and the portion where the semiconductor chip 2 and the package base 3 are joined together are protected by the sealingmember. Consequently, the semiconductor device 1 can be highly moisture-resistant, and strength of the portion where the semiconductor chip 2 and the package base 3 are joined together can be increased.
  • a working process of handling the semiconductor chips 2 one by one is no more necessary, which improves productivity.
  • each space between the adjoining semiconductor chips formed at the time of forming the semiconductor chips on the wafer has only a width (approximately 50 ⁇ m) required for cutting the semiconductor chips.
  • the prior arts such as the Japanese Patent Publication (unexamined) No.
  • the spaces between the adjoining semiconductor chips formed at the time of forming the semiconductor chips on the wafer must be a width (approximately 150 ⁇ m) obtained by adding a width (approximately 50 ⁇ m) necessary for cutting the sealing resin and the substrate to the double (for sealing adjoining two chips) of the thickness (50 ⁇ m) of the sealing resin formed at the time of forming the semiconductor device.
  • the sealing resin coats the backside of the faces of the semiconductor chips opposed to the package bases, and consequently the semiconductor chips can be highly improved in moisture-resistance.
  • the mentioned manufacturing method of a semiconductor device further includes the steps of: pasting the semiconductor chips and package bases sealed with a resin on another dicing sheet on the semiconductor chip side, and exfoliating the dicing sheet on the package base side, after filling with the sealing resin the spaces between the adjoining semiconductor chips as well as between the adjoining package bases and the spaces where the bonded semiconductor chips and package bases are joined, while expanding the semiconductor chips and the package bases on the dicing sheet; and forming bumps serving as external terminals on external electrode pads provided on the package base side where the dicing sheet has been exfoliated, and in which after forming the bumps, the large number of bonded semiconductor chips and package bases sealed with the resin are cut into separate pieces of semiconductor chips.
  • the bumps serving as external terminals are formed on the external electrode pads provided on the face of the package bases under the state that the large number of semiconductor chips and package bases are collectively sealed with the resin. Consequently it is possible to efficiently form the bumps without handling the semiconductor devices one by one.
  • the upper face of the semiconductor chips (back side of the faces of said semiconductor chips opposed to said package bases) can be simultaneously coated with said sealing resin. Consequently, the semiconductor chips can be highly improved in moisture-resistance without any additional step for such coating.

Abstract

A semiconductor wafer and a substrate are positioned facing each other, and electrode pads of individual semiconductor chips and connecting electrode pads of package bases are bonded simultaneously. The semiconductor wafer and the substrate are cut at the same time and divided into semiconductor chips. After expanding spaces between the divided semiconductor chips a predetermined width in an expanding process, a sealing resin is applied so that the large number of semiconductor chips and package bases are sealed with the resin at the same time. Then the semiconductor chips are cut and divided into separate pieces. Thus, semiconductors devices sealed with a resin are formed.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a semiconductor device and a method of manufacturing the semiconductor device and, more particularly, relates to a semiconductor device having a chip scale package (hereinafter referred to as CSP) structure and to a method of manufacturing the semiconductor device.
  • 2. Background Art
  • It is a recent trend that electronic equipment has been smaller and lighter, and under such a trend, smaller and lighter semiconductor packages have been increasingly demanded as a matter of course.
  • CSP is a general term of a package size equal to or slightly bigger than size of a semiconductor chip. Generally, CSP has a structure in which semiconductor chips are mounted on a package base of a size equal to or slightly bigger than the size of the semiconductor chips. Electrodes of these miconductor chips and those of the package base are electrically connected, and they are sealed with a resin.
  • The CSP has been conventionally formed by a method in which a semiconductor wafer is cut into semiconductor chips, then the semiconductor chips are mounted on a substrate serving as a package base at predetermined positions and bonded thereto, and they are collectively sealed with a resin, thereafter the sealing resin and the substrate are cut into pieces together at the parts between the semiconductor chips. In another conventional method, a semiconductor wafer (not being cut into semiconductor chips yet) is mounted on a substrate and bonded thereto, then the semiconductor wafer and the substrate are cut together, and the cut and divided semiconductor chips and package bases are sealed with a resin. However, in the former conventional manufacturing method, a problem exists in that the method essentially includes a step of positioning and mounting the cut and divided semiconductor chips one by one on the substrate. Likewise in the latter conventional manufacturing method, a problem exists in that the method essentially includes a step of sealing the cut and divided semiconductor chips and package bases one by one with a resin. Both conventional methods require a number of working processes equal to the number of semiconductor chips, which results in a disadvantage of low productivity.
  • To overcome the foregoing problems, the Japanese Patent Publication (unexamined) No. 232256/1997, the Japanese Patent Publication (unexamined) No. 35972/2001 and so on proposed a method of forming a semiconductor device having a CSP structure. The proposed method includes the steps of mounting and bonding a semiconductor wafer (not being cut into semiconductor chips yet) on a substrate, cutting only the semiconductor wafer into semiconductor chips, filling spaces between the cut semiconductor chips as well as between the semiconductor chips and the substrate with a sealing resin, and then cutting together the sealing resin and the substrate between the semiconductor chips at the same time.
  • Further the Japanese Patent Publication (unexamined) No. 35972/2001 proposed a method of forming a semiconductor device having a structure. In this proposed method, at the time of cutting the semiconductor wafer into semiconductor chips, a part of the substrate is also cut and filled with a sealing resin at the same time. Thus not only side faces of the semiconductor chips and parts between the semiconductor chips and the package bases but also a part of side faces of the package bases are sealed with a resin.
  • In the mentioned conventional semiconductor device having a CSP structure and proposed for the purpose of reducing number of working processes, a semiconductor wafer is cut into semiconductor chips in the state of mounting the semiconductor wafer on the substrate, and the sealing resin for filling the spaces formed by cutting the semiconductor wafer is used as a sealing material when the semiconductor chips are divided into separate pieces. Therefore, dicing lines that include a sealing resin must be provided on the semiconductor wafer at the parts between the individual semiconductor chips to be formed, and this causes a problem of reducing number of semiconductor chips obtained from one piece of wafer.
  • Moreover, the sealing with a resin is performed in the state that the substrate on which the semiconductor chips are mounted is not completely cut, and therefore side faces (cut faces) of the package bases formed by cutting the substrate remain not sealed with the resin. Thus another problem exists in that the semiconductor device formed by such manufacturing method is low in reliability due to moisture absorption from the side faces of the package bases and so on.
    • SUMMARY OF THE INVENTION
  • The present invention was made to resolve the above-discussed problems and has an object of providing a highly reliable semiconductor device and a method of manufacturing the semiconductor device, in which number of working processes can be reduced without decreasing number of semiconductor chips obtained from one piece of wafer, thus productivity being improved.
  • To accomplish the foregoing object, a semiconductor device according to the invention includes: semiconductor chips mounted on package bases; electrode pads provided on the semiconductor chips; and connecting electrode pads provided on the package bases; the electrode pads being electrically connected to the connecting electrode pads: and
  • in which spaces where the semiconductor chips and the package bases are joined together are filled with a sealing resin; and side faces of the semiconductor chips and side faces of the package bases are continuously coated with the sealing resin.
  • As a result of such a structure, cut faces of the base member forming the package bases of which hygroscopicity tends to be relatively high are not exposed, and the portions where the semiconductor chips and the package bases are joined together are protected by the sealing member. Therefore, not only the semiconductor device becomes highly moisture-resistant, but also strength of the portions where the semiconductor chips and the package bases are joined together is increased. Consequently it is possible to obtain a highly reliable semiconductor device.
  • A method of manufacturing a semiconductor device according to the invention includes the steps of: positioning and mounting a semiconductor wafer, where a large number of semiconductor chips are formed, on a substrate, where large number of package bases are formed, and flip-chip-bonding electrode pads respectively provided on the semiconductor chips and connecting electrode pads respectively provided on the package bases; mounting the flip-chip-bonded semiconductor wafer and substrate on a dicing sheet and cutting and dividing the semiconductor wafer and the substrate into semiconductor chips; filling with a sealing resin spaces between adjoining semiconductor chips as well as between adjoining package bases and spaces where the bonded semiconductor chips and package bases are joined, while expanding the dicing sheet thereby expanding spaces between the cut semiconductor chips; and cutting the large number of bonded semiconductor chips and package bases sealed with the resin into separate pieces of semiconductor chips with the sealing resin left on both sides of cut faces.
  • As a result of such manufacturing process, the semiconductor wafer formed with the large number of semiconductor chips is positioned and mounted on the substrate formed with the large number of package bases, and the semiconductor chips and the package bases are collectively sealed with a resin. Consequently, any working process such as handling and bonding the semiconductor chips one by one is no longer necessary, thus the productivity is improved. Furthermore, after the bonded semiconductor chips and package bases are cut into separate pieces, the spaces for forming the sealing resin necessary for the semiconductor device are provided between the adjoining semiconductor chips by the expanding process. Accordingly, at the time of forming these miconductor chips on the wafer, it is not necessary to provide any space for forming the sealing resin between the adjoining semiconductor chips. Therefore, number of semiconductor chips obtained from one piece of wafer is increased as much resulting in improvement of production efficiency. Thus the invention can provide a highly productive manufacturing method of a semiconductor device.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1(a) and (b) are schematic views each showing a semiconductor device according to Embodiment 1 of the present invention.
  • FIGS. 2(a) to (e) are views each for explaining a manufacturing method of the semiconductor device according to Embodiment 1 of the invention.
  • FIG. 3 is a schematic view for explaining another manufacturing method of the semiconductor device according to Embodiment 1 of the invention.
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Embodiment 1.
  • An embodiment of the invention is hereinafter described with reference to the accompanying drawings. FIGS. 1(a) and (b) are schematic views each showing a semiconductor device according to Embodiment 1 of the present invention, and in which (a) is a perspective view and (b) is a sectional view. FIGS. 2(a) to (e) are views each for explaining a manufacturing method of the semiconductor device according to Embodiment 1 of the invention, and in which (a) and (b) are perspective views, and (c), (d) and (e) are sectional views.
  • In the drawings, reference numeral 1 is a semiconductor device, numeral 2 is a semiconductor chip, numeral 3 is a package base, numeral 4 is sealing resin made of, for example, an insulating epoxy resin, numeral 5 is an external terminal (a bump made of gold, solder, or the like in this embodiment) for connection with an external substrate, numeral 6 is a semiconductor wafer from which a large number of semiconductor chips 2 are formed, numeral 7 is a substrate made of a glass epoxy base material and so on from which a large number of package bases 3 are formed, numerals 8 a and 8 b are adhesive dicing sheets made of vinyl chloride and so on, and numeral 9 is a ring for dicing.
  • Now, a process of manufacturing the semiconductor device according to this embodiment is hereinafter described.
  • First, as shown in FIG. 2(a), the semiconductor wafer 6 is placed on the substrate 7 facing each other, and positioning is conducted using alignment marks (not shown) preliminarily given on the semiconductor wafer 6 and the substrate 7 respectively. Then electrode pads (not shown) of the respective semiconductor chips 2 formed on the semiconductor wafer 6 and connecting electrode pads (not shown) on the substrate 7 (serving as the package bases 3) provided at places corresponding to the electrode pads are coincided to each other and bonded together. Then the electrode pads of the semiconductor chips 2 and the connecting electrode pads of the package bases 3 are electrically connected.
  • In addition, the electrode pads of the semiconductor chips 2 and the connecting electrode pads of the package bases 3 are bonded (flip-chip-bonding) using bumps made of gold, solder, or the like formed on the electrode pads on one side by any publicly known connection technique such as thermocompression bonding.
  • Subsequently, as shown in FIG. 2(b), side of the substrate 7 (to another side of which the semiconductor wafer 6 is bonded) is fixedly placed on an adhesive dicing sheet, and the semiconductor wafer 6 and the substrate 7 are cut together to be divided into semiconductor chips 2. Then, the dicing sheet 8 a is expanded, whereby each space between-the adjoining semiconductor chips is expanded to a predetermined width.
  • The spaces between the semiconductor chips 2 formed by the expanding process are established to be a value obtained by adding a dicing line width required for cutting to the double of the sealing resin thickness required at the time of forming the semiconductor device 1.
  • Then, as shown in FIG. 2(c), the sealing resin 4 is supplied to the large number of bonded semiconductor chips 2 and package bases 3 kept with a predetermined space between them on the dicing sheet 8 a, thus the spaces where the bonded semiconductor chips 2 and package bases 3 are joined and surroundings of the bonded semiconductor chips 2 and package bases 3 are filled with the sealing resin 4, and the sealing resin 4 is hardened.
  • The semiconductor chips 2 and the package bases 3 are sealed by any method such as applying, spraying, transfer molding, electrodepositing or the like.
  • Then, as shown in FIG. 2(d), another dicing sheet 8 b is pasted on the semiconductor chip 2 side of the large number of semiconductor chips 2 and package bases 3 sealed with the resin, and the dicing sheet 8 a on the side of the package base 3 is exfoliated. The large number of semiconductor chips 2 and package bases 3 sealed with the resin pasted on the dicing sheet 8 b is turned so that the package base 3 side comes to upside. Then the bumps 5 made of gold, solder or the like serving as external terminals for connection with the external substrate are formed on external electrode pads (not shown) provided on the package bases 3.
  • The connecting electrode pads and the external electrode pads provided on the package bases 3 are electrically connected via through holes or the like provided on the package bases 3.
  • Then, as shown in FIG. 2(e), the large number of semiconductor chips 2 and package bases 3 sealed with the resin on the dicing sheet 8 b are cut into separate pieces of semiconductor chips 2 (package bases 3) while the sealing resin of a predetermined thickness being left on both sides of cut faces.
  • In the cutting step of the semiconductor chips 2 and package bases 3 sealed with the resin, only the sealing resin material not including any other material is subject to cutting, and it is therefore possible to use a laser beam or the like instead of cutting with a generally used cutting blade.
  • By the foregoing steps, a semiconductor device having a CSP structure is formed, and in which the space where the semiconductor chip 2 and the package base 3 are joined together is filled with the sealing resin, and five faces other than the face where the bumps 5 serving as external terminals of the package base 3 are formed are coated with the sealing resin.
  • In addition, as shown in FIG. 3, the upper face of the semiconductor chip 2 (on the back side of the face where the electrode pads are formed) of relatively low hygroscopicity is not always necessary to be covered with the sealing resin 4.
  • In the foregoing manufacturing method, a dicing sheet holding the large number of semiconductor chips 2 and package bases 3 sealed with resin is pasted on the semiconductor chip 2 side from the package base 3 side, and the semiconductor chips 2 and the package bases 3 are cut and divided into separate pieces after forming the bumps 5 for connection with the external substrate. However, in the case where it is not necessary to form the bumps 5 on the external electrode pads of the package bases 3, it is also preferable to form the semiconductor device 1 by cutting the semiconductor chips 2 and the package bases 3 into separate pieces of semiconductor chips 2 while holding the package base 3 side held on the dicing sheet 8 a (FIG. 2(c)).
  • As a result of employing the mentioned arrangement, in this embodiment, the semiconductor device has a structure in which five faces other than the face, where the bumps 5 serving as external terminals of the package base 3 are formed, are continuously coated with the sealing resin 4. Cut faces and other parts of the base material forming the package base 3 where hygroscopicity tends to be relatively high are not exposed, and the portion where the semiconductor chip 2 and the package base 3 are joined together are protected by the sealingmember. Consequently, the semiconductor device 1 can be highly moisture-resistant, and strength of the portion where the semiconductor chip 2 and the package base 3 are joined together can be increased.
  • Further, in the manufacturing method according to this embodiment, the semiconductor wafer 6 where the large number of semiconductor chips 2 are placed, positioned and bonded on the substrate 7 where the large number of package bases 3 are formed, and the semiconductor chips 2 and the package bases 3 are collectively sealed with a resin. As a result, a working process of handling the semiconductor chips 2 one by one is no more necessary, which improves productivity.
  • Furthermore, after cutting the large number of semiconductor chips 2 formed on the semiconductor wafer 6, spaces for forming the sealing resin 4 necessary for the semiconductor device 1 are arranged between the adjoining semiconductor chips 2 by the expanding process. As a result, it is no more necessary to provide spaces for forming the sealing resin 4 between the adjoining semiconductor chips 2 at the time of forming the semiconductor chips 2 on the wafer, and it is possible to increase number of semiconductor chips 2 obtained from one piece of wafer.
  • For example, supposing that a sealing resin of 50 μm in thickness is provided on one side of a semiconductor device, in the manufacturing method shown in this embodiment, it is sufficient that each space between the adjoining semiconductor chips formed at the time of forming the semiconductor chips on the wafer has only a width (approximately 50 μm) required for cutting the semiconductor chips. On the other hand, in the prior arts such as the Japanese Patent Publication (unexamined) No. 232256/1997, the Japanese Patent Publication (unexamined) No.35972/2001, and so on, the spaces between the adjoining semiconductor chips formed at the time of forming the semiconductor chips on the wafer must be a width (approximately 150 μm) obtained by adding a width (approximately 50 μm) necessary for cutting the sealing resin and the substrate to the double (for sealing adjoining two chips) of the thickness (50 μm) of the sealing resin formed at the time of forming the semiconductor device.
  • The semiconductor device and the manufacturing method thereof according to the present invention have additional features and advantages as follows:
  • The sealing resin coats the backside of the faces of the semiconductor chips opposed to the package bases, and consequently the semiconductor chips can be highly improved in moisture-resistance.
  • It is preferable that the mentioned manufacturing method of a semiconductor device further includes the steps of: pasting the semiconductor chips and package bases sealed with a resin on another dicing sheet on the semiconductor chip side, and exfoliating the dicing sheet on the package base side, after filling with the sealing resin the spaces between the adjoining semiconductor chips as well as between the adjoining package bases and the spaces where the bonded semiconductor chips and package bases are joined, while expanding the semiconductor chips and the package bases on the dicing sheet; and forming bumps serving as external terminals on external electrode pads provided on the package base side where the dicing sheet has been exfoliated, and in which after forming the bumps, the large number of bonded semiconductor chips and package bases sealed with the resin are cut into separate pieces of semiconductor chips.
  • As a result of such manufacturing process, the bumps serving as external terminals are formed on the external electrode pads provided on the face of the package bases under the state that the large number of semiconductor chips and package bases are collectively sealed with the resin. Consequently it is possible to efficiently form the bumps without handling the semiconductor devices one by one.
  • In the step of filling with a sealing resin spaces between said adjoining semiconductor chips as well as between said adjoining package bases and spaces where said bonded semiconductor chips and package bases are joined, the upper face of the semiconductor chips (back side of the faces of said semiconductor chips opposed to said package bases) can be simultaneously coated with said sealing resin. Consequently, the semiconductor chips can be highly improved in moisture-resistance without any additional step for such coating.

Claims (3)

1. A semiconductor device comprising:
semiconductor chips mounted on package bases;
electrode pads provided on said semiconductor chips; and
connecting electrode pads provided on said package bases, said electrode pads being electrically connected to said connecting electrode pads, wherein spaces where said semiconductor chips and said package bases are joined together are filled with a sealing resin, and side faces of said semiconductor chips and said package bases are continuously coated with the sealing resin.
2. The semiconductor device according to claim 1, wherein said sealing resin coats back faces of said semiconductor chips opposed to said package bases.
3-5. (canceled)
US10/924,973 2002-03-18 2004-08-25 Chip scale packaged semiconductor device Abandoned US20050093180A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/924,973 US20050093180A1 (en) 2002-03-18 2004-08-25 Chip scale packaged semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2002074931A JP2003273279A (en) 2002-03-18 2002-03-18 Semiconductor device and its manufacturing method
JP2002-074931 2002-03-18
US10/246,445 US6830958B2 (en) 2002-03-18 2002-09-19 Method of making chip scale package
US10/924,973 US20050093180A1 (en) 2002-03-18 2004-08-25 Chip scale packaged semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/246,445 Division US6830958B2 (en) 2002-03-18 2002-09-19 Method of making chip scale package

Publications (1)

Publication Number Publication Date
US20050093180A1 true US20050093180A1 (en) 2005-05-05

Family

ID=28035339

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/246,445 Expired - Fee Related US6830958B2 (en) 2002-03-18 2002-09-19 Method of making chip scale package
US10/924,973 Abandoned US20050093180A1 (en) 2002-03-18 2004-08-25 Chip scale packaged semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/246,445 Expired - Fee Related US6830958B2 (en) 2002-03-18 2002-09-19 Method of making chip scale package

Country Status (2)

Country Link
US (2) US6830958B2 (en)
JP (1) JP2003273279A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070155049A1 (en) * 2005-12-30 2007-07-05 Advanced Semiconductor Engineering Inc. Method for Manufacturing Chip Package Structures

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4403631B2 (en) * 2000-04-24 2010-01-27 ソニー株式会社 Manufacturing method of chip-shaped electronic component and manufacturing method of pseudo wafer used for manufacturing the same
JP2001313350A (en) * 2000-04-28 2001-11-09 Sony Corp Chip-shaped electronic component and its manufacturing method, and pseudo-wafer used for manufacture of chip- shaped electronic component and its manufacturing method
JP2003273279A (en) * 2002-03-18 2003-09-26 Mitsubishi Electric Corp Semiconductor device and its manufacturing method
DE10250621B4 (en) * 2002-10-30 2004-09-02 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. A method of producing encapsulated chips and generating a stack of the encapsulated chips
US7169691B2 (en) * 2004-01-29 2007-01-30 Micron Technology, Inc. Method of fabricating wafer-level packaging with sidewall passivation and related apparatus
JP2006059146A (en) * 2004-08-20 2006-03-02 Toppan Forms Co Ltd Semiconductor component and manufacturing method thereof
JP4003780B2 (en) * 2004-09-17 2007-11-07 カシオ計算機株式会社 Semiconductor device and manufacturing method thereof
JP5343301B2 (en) 2005-11-28 2013-11-13 三菱電機株式会社 Semiconductor device and manufacturing method thereof
US7517725B2 (en) * 2005-11-28 2009-04-14 Xci, Inc. System and method for separating and packaging integrated circuits
TWI339865B (en) * 2007-08-17 2011-04-01 Chipmos Technologies Inc A dice rearrangement package method
TWI345276B (en) * 2007-12-20 2011-07-11 Chipmos Technologies Inc Dice rearrangement package structure using layout process to form a compliant configuration
TWI364801B (en) * 2007-12-20 2012-05-21 Chipmos Technologies Inc Dice rearrangement package structure using layout process to form a compliant configuration
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8409925B2 (en) * 2011-06-09 2013-04-02 Hung-Jen LEE Chip package structure and manufacturing method thereof
US9508623B2 (en) * 2014-06-08 2016-11-29 UTAC Headquarters Pte. Ltd. Semiconductor packages and methods of packaging semiconductor devices
US10177074B1 (en) * 2017-10-04 2019-01-08 Semiconductor Components Industries, Llc Flexible semiconductor package
TWI675441B (en) 2018-05-14 2019-10-21 欣興電子股份有限公司 Package carrier structure and manufacturing method thereof
JP7319134B2 (en) * 2019-08-01 2023-08-01 リンテック株式会社 Semiconductor device manufacturing method

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5879964A (en) * 1997-07-07 1999-03-09 Korea Advanced Institute Of Science And Technology Method for fabricating chip size packages using lamination process
US6107164A (en) * 1998-08-18 2000-08-22 Oki Electric Industry Co., Ltd. Using grooves as alignment marks when dicing an encapsulated semiconductor wafer
US6281047B1 (en) * 2000-11-10 2001-08-28 Siliconware Precision Industries, Co., Ltd. Method of singulating a batch of integrated circuit package units constructed on a single matrix base
US6376278B1 (en) * 1999-04-01 2002-04-23 Oki Electric Industry Co., Ltd. Methods for making a plurality of flip chip packages with a wafer scale resin sealing step
US6424050B1 (en) * 1999-09-22 2002-07-23 Seiko Epson Corporation Semiconductor device
US6534190B1 (en) * 1996-06-14 2003-03-18 Sumitomo Electric Industries, Ltd. Substrate material for mounting a semiconductor device, substrate for mounting a semiconductor device, semiconductor device, and method of producing the same
US6541308B2 (en) * 1998-09-11 2003-04-01 Sony Corporation Process for producing semiconductor package and structure thereof
US6544814B1 (en) * 1999-07-27 2003-04-08 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a packaged semiconductor device, and a semiconductor device manufactured thereby
US6784541B2 (en) * 2000-01-27 2004-08-31 Hitachi, Ltd. Semiconductor module and mounting method for same
US6830958B2 (en) * 2002-03-18 2004-12-14 Mitsubishi Denki Kabushiki Kaisha Method of making chip scale package

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3621182B2 (en) 1996-02-23 2005-02-16 株式会社シチズン電子 Manufacturing method of chip size package
JP4234269B2 (en) 1999-07-16 2009-03-04 浜松ホトニクス株式会社 Semiconductor device and manufacturing method thereof

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6534190B1 (en) * 1996-06-14 2003-03-18 Sumitomo Electric Industries, Ltd. Substrate material for mounting a semiconductor device, substrate for mounting a semiconductor device, semiconductor device, and method of producing the same
US5879964A (en) * 1997-07-07 1999-03-09 Korea Advanced Institute Of Science And Technology Method for fabricating chip size packages using lamination process
US6107164A (en) * 1998-08-18 2000-08-22 Oki Electric Industry Co., Ltd. Using grooves as alignment marks when dicing an encapsulated semiconductor wafer
US6541308B2 (en) * 1998-09-11 2003-04-01 Sony Corporation Process for producing semiconductor package and structure thereof
US6376278B1 (en) * 1999-04-01 2002-04-23 Oki Electric Industry Co., Ltd. Methods for making a plurality of flip chip packages with a wafer scale resin sealing step
US6544814B1 (en) * 1999-07-27 2003-04-08 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a packaged semiconductor device, and a semiconductor device manufactured thereby
US6424050B1 (en) * 1999-09-22 2002-07-23 Seiko Epson Corporation Semiconductor device
US6784541B2 (en) * 2000-01-27 2004-08-31 Hitachi, Ltd. Semiconductor module and mounting method for same
US6281047B1 (en) * 2000-11-10 2001-08-28 Siliconware Precision Industries, Co., Ltd. Method of singulating a batch of integrated circuit package units constructed on a single matrix base
US6830958B2 (en) * 2002-03-18 2004-12-14 Mitsubishi Denki Kabushiki Kaisha Method of making chip scale package

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070155049A1 (en) * 2005-12-30 2007-07-05 Advanced Semiconductor Engineering Inc. Method for Manufacturing Chip Package Structures

Also Published As

Publication number Publication date
US20030173656A1 (en) 2003-09-18
US6830958B2 (en) 2004-12-14
JP2003273279A (en) 2003-09-26

Similar Documents

Publication Publication Date Title
US6830958B2 (en) Method of making chip scale package
US6214642B1 (en) Area array stud bump flip chip device and assembly process
US8133761B2 (en) Packaged system of semiconductor chips having a semiconductor interposer
US6376278B1 (en) Methods for making a plurality of flip chip packages with a wafer scale resin sealing step
US6949821B2 (en) Semiconductor package
JP3408987B2 (en) Semiconductor device manufacturing method and semiconductor device
KR100460062B1 (en) Multi chip package and manufacturing method thereof
KR20010080201A (en) Semiconductor device and method of manufacture thereof
US8394678B2 (en) Semiconductor chip stacked body and method of manufacturing the same
JP2003060118A (en) Method for manufacturing semiconductor
TWI381459B (en) Semiconductor device and manufacturing method thereof
US6339253B1 (en) Semiconductor package
JP2002110856A (en) Manufacturing method of semiconductor device
KR0163863B1 (en) Semiconductor package for multi chip mounting
JPH10150069A (en) Semiconductor package and its manufacture
JP2000164792A (en) Semiconductor device and manufacture thereof
US7371607B2 (en) Method of manufacturing semiconductor device and method of manufacturing electronic device
JP2000164636A (en) Method for mounting semiconductor light emitting element and bonding tool used therefor
JP2800806B2 (en) Semiconductor device and manufacturing method thereof
WO2008143675A1 (en) Packaged system of semiconductor chips having a semiconductor interposer
JPH08250545A (en) Semiconductor device and manufacture thereof
KR100451511B1 (en) Method for fabricating wafer level flip-chip array package
JP2005129912A (en) Method for supplying passive element, passive element for semiconductor package production, and passive element
JPH1154537A (en) Semiconductor device and its manufacture
KR19980050049U (en) Semiconductor package

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION