US20050056905A1 - Semiconductor device, photoelectric conversion device and method of manufacturing same - Google Patents
Semiconductor device, photoelectric conversion device and method of manufacturing same Download PDFInfo
- Publication number
- US20050056905A1 US20050056905A1 US10/937,382 US93738204A US2005056905A1 US 20050056905 A1 US20050056905 A1 US 20050056905A1 US 93738204 A US93738204 A US 93738204A US 2005056905 A1 US2005056905 A1 US 2005056905A1
- Authority
- US
- United States
- Prior art keywords
- conduction type
- substrate
- buried layer
- well
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 29
- 239000004065 semiconductor Substances 0.000 title claims description 24
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 239000000758 substrate Substances 0.000 claims abstract description 85
- 238000002955 isolation Methods 0.000 claims abstract description 22
- 238000000034 method Methods 0.000 claims description 27
- 238000005468 ion implantation Methods 0.000 claims description 16
- 230000015572 biosynthetic process Effects 0.000 claims description 8
- 238000000151 deposition Methods 0.000 claims description 4
- 230000002093 peripheral effect Effects 0.000 abstract description 12
- 150000002500 ions Chemical class 0.000 description 9
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 6
- 229910052796 boron Inorganic materials 0.000 description 6
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 229910052698 phosphorus Inorganic materials 0.000 description 5
- 239000011574 phosphorus Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 230000003595 spectral effect Effects 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 1
- 241000282414 Homo sapiens Species 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229960002050 hydrofluoric acid Drugs 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14687—Wafer level processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14632—Wafer-level processed structures
Definitions
- the present invention relates to a photoelectric conversion device used as an image pickup device of a digital camera and the like and a method of manufacturing the photoelectric conversion device.
- This photoelectric conversion device relates to a semiconductor device having a buried layer in part of an anode or a cathode of a photodiode, such as a CCD having a sensor structure and a CMOS sensor.
- FIG. 4 is a conceptual drawing which shows the sectional structure of a photodiode part of a conventional photoelectric conversion device.
- the reference numeral 401 denotes a semiconductor substrate of Si etc. (the N type, by way of example), the numeral 402 a buried layer which defines the lower part of a photodiode (the P type, by way of example), the numeral 403 an epitaxial layer (the N type, by way of example), the numeral 404 a barrier diffusion layer, which defines a transverse photosensitive region of the photodiode (the P type, by way of example), and the numeral 405 a charge-storage diffusion layer of the photodiode (the N type, by way of example).
- the region surrounded by the buried layer 402 and the barrier diffusion layer 404 becomes a photosensitive region of each sensor.
- the spectral responsibility of a sensor is determined by the material properties of the epitaxial layer 403 , the position from the surface of the buried layer 402 and the concentration distribution of impurities in the buried layer 402 .
- the buried layer 402 is formed from Si, in order to adapt the spectral responsibility to the visible rays of human beings, it is desirable that the peak of the impurity concentration of the buried layer 402 be at a depth of not less than 3 ⁇ m from the surface.
- Prior art includes a method by which an epitaxial layer 403 is formed after the formation of a buried layer 402 , as disclosed in the Japanese Patent Application Laid-Open No. 2000-232214 (pages 5 and 6, FIG. 2 ) and a method by which after the formation of an epitaxial layer 403 , a buried layer 402 is later formed by use of the high-energy ion implantation process, as disclosed in the Japanese Patent Application Laid Open No. H09-246514 (paragraph 0073 , FIG. 2 ).
- both methods have no problem.
- a buried layer 402 is to be formed in part of a substrate 401 surface, patterning by the photolithography process etc. is necessary in the former method. In the latter method, it is necessary to use an extremely thick mask for ion implantation.
- the buried layer 402 extends over the whole area of the substrate 401 .
- the buried layer 402 is present also in the lower part where the MOS transistor is to be disposed.
- the substrate 401 and the epitaxial layer 403 are of the N type and the buried layer 402 is of the P type is considered.
- the N type wells become electrically connected via the epitaxial layer 403 and obtain the same potential.
- the P type wells are in a separated state and electrically independent, and there is a possibility that the P type wells can be individually controlled.
- the isolation problem of P type wells is easy as described above. In this case, however, the number of steps increases and the mask problem arises. Thus in any case, problems related to the patterning of the buried layer 402 remain.
- the impurity concentration of the epitaxial layer 403 is not more than the order of 1E15 (1 ⁇ 10 15 )/cm 3 at most. Therefore, it is difficult to ensure an electrical isolation of the P type wells in the parasitic bipolar structure of buried layer 402 -epitaxial layer 403 -P type wells.
- the present invention has as its object to ensure that in a photoelectric conversion device particularly having a buried layer in part of an anode and a cathode of a photodiode, such as a CCD having a sensor structure and a CMOS sensor, well of the same conduction type as the conduction type of the buried layer can be disposed in a peripheral circuit and that the potential of each well is independently controlled.
- a manufacturing method which involves forming, by use of a resist mask used during well formation, the buried layers for well isolation under the well in a self-aligning manner without the addition of a special lithography step was simultaneously established.
- a semiconductor device of the invention is constructed in such a manner that on a substrate surface there are disposed a buried layer of a conduction type opposite to the conduction type of the substrate and an epitaxial layer of the same conduction type as the conduction type of the substrate and that well of a conduction type opposite to the conduction type of the substrate are present in a part of the epitaxial layer.
- a buried layer for well isolation being of the same conduction type as the conduction type of the substrate and having a higher concentration than the epitaxial layer is disposed between the lower parts of the well and the buried layer.
- a photoelectric conversion device of the invention is constructed in such a manner that on a substrate surface there are disposed a buried layer of a conduction type opposite to the conduction type of the substrate and an epitaxial layer of the same conduction type as the conduction type of the substrate and that well of a conduction type opposite to the conduction type of the substrate are disposed at an interval in part of the epitaxial layer.
- buried layers for well isolation being of the same conduction type as the conduction type of the substrate and having a higher concentration than the epitaxial layer is disposed between the lower parts of the wells and the buried layer and photodiodes and MOSFETs are disposed adjacent to each other correspondingly to the well of the opposite conduction type which are present spacedly.
- a method of manufacturing a photoelectric conversion device of the invention comprising the steps of: forming on a semiconductor substrate a buried layer of a conduction type opposite to the conduction type of the substrate; depositing thereafter an epitaxial layer of the same conduction type as the conduction type of the substrate; forming well of a conduction type opposite to the conduction type of the substrate in part of the epitaxial layer; and forming under the well, by the ion implantation method, buried layer for well isolation of the same conduction type as the conduction type of the substrate which have a higher concentration than the epitaxial layer.
- a buried layer of a conduction type opposite to the conduction type of the substrate is formed by the ion implantation method and the buffer layer is removed.
- a method of manufacturing a photoelectric conversion device of the invention comprises the steps of: depositing on a semiconductor substrate an epitaxial layer of the same conduction type as the conduction type of the substrate; forming a buried layer of a conduction type opposite to the conduction type of the substrate by the ion implantation method; forming thereafter well of a conduction type opposite to the conduction type of the substrate in a part of the epitaxial layer; and forming under the well, by the ion implantation method, buried layer for well isolation being of the same conduction type as the conduction type of the substrate and having a higher concentration than the epitaxial layer.
- a photoelectric conversion device of the invention even when a buried layer which defines the lower part of a photodiode extends over a peripheral driving circuit part in building the photodiode and its driving circuit in the same substrate, it is possible to electrically isolate the buried layer from a well of the same conduction type above the buried layer. It has become possible to easily mount a peripheral circuit by a simple step.
- a photoelectric conversion device of the invention when the high energy ion implantation method is used in disposing buried layers for well isolation of the same conduction type as the conduction type of the substrate under the well, it is possible to from the buried layer for well isolation without the addition of a special photo mask.
- FIG. 1 is a conceptual drawing which shows the sectional structure of a photoelectric conversion device in the first embodiment of the invention
- FIGS. 2A, 2B , 2 C and 2 D are each a conceptual drawing which shows the sectional structure of a photoelectric conversion device in each fabrication step in the first embodiment of the invention
- FIG. 3 is a conceptual drawing which shows the sectional structure of a photodiode part and a peripheral MOSFET part of a photoelectric conversion device in the second embodiment of the invention.
- FIG. 4 is a conceptual drawing which shows the sectional structure of a photodiode part of a conventional photoelectric conversion device.
- FIG. 1 is a conceptual drawing which shows the sectional structure of a photoelectric conversion device in the first embodiment of the invention.
- the numeral 101 denotes a semiconductor substrate of Si etc. (the N type by way of example), the numeral 102 a buried layer which extends over the whole surface of the substrate (the P type, by way of example), the numeral 103 an epitaxial layer of the same conduction type as the conduction type of the substrate 101 , the numeral 106 denotes a well of the same conduction type as the conduction type of the buried layer 102 , and the numeral 107 a well of the same conduction type as the conduction type of the substrate 101 .
- the numeral 108 denotes a buried layer for well isolation of the same conduction type as the conduction type of the epitaxial layer 103 , and this buried layer for well isolation 108 is the essence of the invention.
- the well 106 and the buried layer 102 can be electrically isolated from each other by setting the concentration of this buried layer 108 sufficiently higher than the concentration of the epitaxial layer 103 and by disposing this buried layer 108 on the whole surface of the bottom of the well 106 .
- FIG. 2A to FIG. 2D are each a conceptual drawing which shows the sectional structure of a photoelectric conversion device in each fabrication step in the first embodiment of the invention.
- the Si substrate 201 is prepared. This substrate has a specific resistance of is 15 ⁇ cm and N type conductivity.
- an SiO 2 film as a buffer film is first caused to grow with a thickness of 15 nm by the thermal oxidation method.
- boron is implanted in the whole area of the Si substrate 201 in a dosage of 8E13 ions/cm 2 and at an accelerating voltage of 60 keV.
- heat treatment at 900° C. for 30 minutes is performed in a nitrogen atmosphere.
- the buried layer 202 is formed by removing SiO 2 of the buffer film with fluoric acid. (Refer to FIG. 2A .)
- an Si epitaxial layer 203 is caused to grow on the surface of the Si substrate.
- an N type substance was caused to grow with a thickness of 4 ⁇ m and a specific resistance of is 10 ⁇ cm in view of the spectral sensitivity of a sensor. (Refer to FIG. 2B .)
- the epitaxial layer 203 is deposited directly on the substrate 201 and the buried layer 202 is then formed by use of a technique such as the high energy ion implantation method, it is possible to form a structure such as shown in FIG. 2B .
- regions of N type wells 207 were defined by the photolithography method in part of the epitaxial layer 203 and phosphorus and boron were implanted in the regions by the ion implantation method.
- Implantation conditions in this embodiment are as follows. First, phosphorus was implanted in the deepest regions in a dosage of 6E12 ions/cm 2 and at an accelerating voltage of 360 keV, phosphorus was implanted in the intermediate regions in a dosage of 4E12 ions/cm 2 and at an accelerating voltage of 180 keV, and boron was implanted on the outermost surfaces in a dosage of 3.8E12 ions/cm 2 and at an accelerating voltage of 35 keV. The boron implanted on the outermost surfaces also serves as part of channel regions of PMOS transistors which are to be built later in the N type well regions. (Refer to FIG. 2C .)
- regions of P type wells 206 are defined by resists 209 , by use of the photolithography method.
- boron for forming the P type wells are implanted by the following three stages. Boron is implanted in the deepest regions in a dosage of 3E12 ions/cm 2 and at an accelerating voltage of 250 keV, in the intermediate regions in a dosage of 2.5E12 ions/cm 2 and at an accelerating voltage of 125 keV, and on the outermost surfaces in a dosage of 3.8E12 ions/cm 2 and at an accelerating voltage of 35 keV.
- the peak concentration of the N type buried layers for well isolation 208 can have values of not less than 1E16/cm 3 and become values which are not less than 2 orders of magnitude larger than the concentration of the epitaxial layer 203 .
- photodiodes and MOS transistors are formed by a publicly known technique, it is possible to build a MOS type photoelectric conversion device in a single substrate. At this time, no special lithography step is added and the structure of FIG. 1 is formed by the addition of the phosphorus ion implantation step alone.
- FIG. 1 the structure of FIG. 1 and the process flow of the embodiment shown in FIGS. 2A to 2 D are effective and the embodiment plays a useful role in the formation of a CCD in which MOS circuits are integrated.
- the second embodiment of the invention is an example in which a photodiode part and P type wells of peripheral NMOS are electrically isolated from each other.
- FIG. 3 is a conceptual drawing which shows the sectional structure of a photodiode part and a peripheral MOSFET part of a photoelectric conversion device in the second embodiment of the invention.
- the numeral 301 denotes a semiconductor substrate, the numeral 302 a buried layer which extends over the whole area of the substrate, the numeral 303 an epitaxial layer, the numeral 304 a barrier diffusion layer of a photodiode, the numeral 305 a charge-accumulation diffusion layer of the photodiode, the numeral 306 a well of a conduction type opposite to the conduction type of the semiconductor substrate, the numeral 307 a well of the same conduction type as the conduction type of the semiconductor substrate, the numeral 308 a buried layer for well isolation of the same conduction type as the conduction type of the semiconductor substrate, the numeral 309 a gate electrode of NMOS, and the numeral 310 a source-drain region of the same conduction type as the conduction type of the semiconductor substrate.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a photoelectric conversion device used as an image pickup device of a digital camera and the like and a method of manufacturing the photoelectric conversion device. This photoelectric conversion device relates to a semiconductor device having a buried layer in part of an anode or a cathode of a photodiode, such as a CCD having a sensor structure and a CMOS sensor.
- 2. Related Background Art
- As prior art there is a photoelectric conversion device having a buried layer in a photodiode of a CCD and a CMOS sensor.
-
FIG. 4 is a conceptual drawing which shows the sectional structure of a photodiode part of a conventional photoelectric conversion device. Thereference numeral 401 denotes a semiconductor substrate of Si etc. (the N type, by way of example), the numeral 402 a buried layer which defines the lower part of a photodiode (the P type, by way of example), thenumeral 403 an epitaxial layer (the N type, by way of example), the numeral 404 a barrier diffusion layer, which defines a transverse photosensitive region of the photodiode (the P type, by way of example), and the numeral 405 a charge-storage diffusion layer of the photodiode (the N type, by way of example). - For a photodiode structure, it is possible to consider a CCD and a CMOS sensor under the same configuration requirements. In the case of this structure, the region surrounded by the buried
layer 402 and thebarrier diffusion layer 404 becomes a photosensitive region of each sensor. In this structure, the spectral responsibility of a sensor is determined by the material properties of theepitaxial layer 403, the position from the surface of the buriedlayer 402 and the concentration distribution of impurities in the buriedlayer 402. When the buriedlayer 402 is formed from Si, in order to adapt the spectral responsibility to the visible rays of human beings, it is desirable that the peak of the impurity concentration of the buriedlayer 402 be at a depth of not less than 3 μm from the surface. - What should be considered in this connection is how to form this buried
layer 402. Prior art includes a method by which anepitaxial layer 403 is formed after the formation of a buriedlayer 402, as disclosed in the Japanese Patent Application Laid-Open No. 2000-232214 (pages 5 and 6,FIG. 2 ) and a method by which after the formation of anepitaxial layer 403, a buriedlayer 402 is later formed by use of the high-energy ion implantation process, as disclosed in the Japanese Patent Application Laid Open No. H09-246514 (paragraph 0073,FIG. 2 ). When a buried layer is to be formed on the whole area of asubstrate 401 surface, both methods have no problem. However, when a buriedlayer 402 is to be formed in part of asubstrate 401 surface, patterning by the photolithography process etc. is necessary in the former method. In the latter method, it is necessary to use an extremely thick mask for ion implantation. - On the basis of the above-described precondition, it is thought that in a peripheral part of a sensor, a driving circuit by a MOS transistor etc. is disposed in the same substrate. Not only in a CMOS sensor naturally, but also in a CCD, it is desirable that both an NMOS and a PMOS can be disposed in a peripheral part.
- On the precondition that the number of steps be not to be increased, as described above, the buried
layer 402 extends over the whole area of thesubstrate 401. In other words, it follows that the buriedlayer 402 is present also in the lower part where the MOS transistor is to be disposed. By way of example, a case where thesubstrate 401 and theepitaxial layer 403 are of the N type and the buriedlayer 402 is of the P type is considered. - When both N type wells and P type wells are disposed in a peripheral circuit part, the N type wells become electrically connected via the
epitaxial layer 403 and obtain the same potential. However, the P type wells are in a separated state and electrically independent, and there is a possibility that the P type wells can be individually controlled. - In order to ensure a completely electrical isolation, the formation of a structure which leads to the lower buried
layer 402 is the most important problem. When the P type wells and the buriedlayer 402 are connected, the multiple P type wells obtain the same potential via the buriedlayer 402. When a peripheral circuit is built by use of a CMOS, this limits the degree of freedom of the circuit and hence this is undesirable. - If the buried
layer 402 is fabricated in an area except the peripheral circuit part and not over the whole area of thesubstrate 401, the isolation problem of P type wells is easy as described above. In this case, however, the number of steps increases and the mask problem arises. Thus in any case, problems related to the patterning of the buriedlayer 402 remain. - Furthermore, even when the P type wells are not connected directly to the buried
layer 402, the impurity concentration of theepitaxial layer 403 is not more than the order of 1E15 (1×1015)/cm3 at most. Therefore, it is difficult to ensure an electrical isolation of the P type wells in the parasitic bipolar structure of buried layer 402-epitaxial layer 403-P type wells. - The above-described situation applies to a case where all the conduction type are reversed.
- Therefore, the present invention has as its object to ensure that in a photoelectric conversion device particularly having a buried layer in part of an anode and a cathode of a photodiode, such as a CCD having a sensor structure and a CMOS sensor, well of the same conduction type as the conduction type of the buried layer can be disposed in a peripheral circuit and that the potential of each well is independently controlled.
- To solve the above-described problems, in the invention, it was contrived that in a region between a buried layer which extends over the whole area of a substrate and wells, there are disposed buried layer for well isolation of the same conduction type as the conduction type of an epitaxial layer and having a higher concentration than the epitaxial layer. As its technique, a manufacturing method which involves forming, by use of a resist mask used during well formation, the buried layers for well isolation under the well in a self-aligning manner without the addition of a special lithography step was simultaneously established.
- A semiconductor device of the invention is constructed in such a manner that on a substrate surface there are disposed a buried layer of a conduction type opposite to the conduction type of the substrate and an epitaxial layer of the same conduction type as the conduction type of the substrate and that well of a conduction type opposite to the conduction type of the substrate are present in a part of the epitaxial layer. In this semiconductor device, a buried layer for well isolation being of the same conduction type as the conduction type of the substrate and having a higher concentration than the epitaxial layer is disposed between the lower parts of the well and the buried layer.
- Also, a photoelectric conversion device of the invention is constructed in such a manner that on a substrate surface there are disposed a buried layer of a conduction type opposite to the conduction type of the substrate and an epitaxial layer of the same conduction type as the conduction type of the substrate and that well of a conduction type opposite to the conduction type of the substrate are disposed at an interval in part of the epitaxial layer. In this photoelectric conversion device, buried layers for well isolation being of the same conduction type as the conduction type of the substrate and having a higher concentration than the epitaxial layer is disposed between the lower parts of the wells and the buried layer and photodiodes and MOSFETs are disposed adjacent to each other correspondingly to the well of the opposite conduction type which are present spacedly.
- A method of manufacturing a photoelectric conversion device of the invention comprising the steps of: forming on a semiconductor substrate a buried layer of a conduction type opposite to the conduction type of the substrate; depositing thereafter an epitaxial layer of the same conduction type as the conduction type of the substrate; forming well of a conduction type opposite to the conduction type of the substrate in part of the epitaxial layer; and forming under the well, by the ion implantation method, buried layer for well isolation of the same conduction type as the conduction type of the substrate which have a higher concentration than the epitaxial layer.
- Particularly, in forming a buried layer of a conduction type opposite to the conduction type of the substrate over the whole surface of the semiconductor substrate, after the formation of a buffer layer over the whole surface of the substrate, a buried layer of a conduction type opposite to the conduction type of the substrate is formed by the ion implantation method and the buffer layer is removed.
- Also, a method of manufacturing a photoelectric conversion device of the invention comprises the steps of: depositing on a semiconductor substrate an epitaxial layer of the same conduction type as the conduction type of the substrate; forming a buried layer of a conduction type opposite to the conduction type of the substrate by the ion implantation method; forming thereafter well of a conduction type opposite to the conduction type of the substrate in a part of the epitaxial layer; and forming under the well, by the ion implantation method, buried layer for well isolation being of the same conduction type as the conduction type of the substrate and having a higher concentration than the epitaxial layer.
- According to a photoelectric conversion device of the invention, even when a buried layer which defines the lower part of a photodiode extends over a peripheral driving circuit part in building the photodiode and its driving circuit in the same substrate, it is possible to electrically isolate the buried layer from a well of the same conduction type above the buried layer. It has become possible to easily mount a peripheral circuit by a simple step.
- Furthermore, in a method of manufacturing a photoelectric conversion device of the invention, when the high energy ion implantation method is used in disposing buried layers for well isolation of the same conduction type as the conduction type of the substrate under the well, it is possible to from the buried layer for well isolation without the addition of a special photo mask.
-
FIG. 1 is a conceptual drawing which shows the sectional structure of a photoelectric conversion device in the first embodiment of the invention; -
FIGS. 2A, 2B , 2C and 2D are each a conceptual drawing which shows the sectional structure of a photoelectric conversion device in each fabrication step in the first embodiment of the invention; -
FIG. 3 is a conceptual drawing which shows the sectional structure of a photodiode part and a peripheral MOSFET part of a photoelectric conversion device in the second embodiment of the invention; and -
FIG. 4 is a conceptual drawing which shows the sectional structure of a photodiode part of a conventional photoelectric conversion device. - Next, embodiments of the present invention will be described below by referring to the drawings.
-
FIG. 1 is a conceptual drawing which shows the sectional structure of a photoelectric conversion device in the first embodiment of the invention. - In the figure, the
numeral 101 denotes a semiconductor substrate of Si etc. (the N type by way of example), the numeral 102 a buried layer which extends over the whole surface of the substrate (the P type, by way of example), thenumeral 103 an epitaxial layer of the same conduction type as the conduction type of thesubstrate 101, thenumeral 106 denotes a well of the same conduction type as the conduction type of the buriedlayer 102, and the numeral 107 a well of the same conduction type as the conduction type of thesubstrate 101. Thenumeral 108 denotes a buried layer for well isolation of the same conduction type as the conduction type of theepitaxial layer 103, and this buried layer forwell isolation 108 is the essence of the invention. Thewell 106 and the buriedlayer 102 can be electrically isolated from each other by setting the concentration of this buriedlayer 108 sufficiently higher than the concentration of theepitaxial layer 103 and by disposing this buriedlayer 108 on the whole surface of the bottom of thewell 106. - The fabrication process of the first embodiment of the invention will be described below.
-
FIG. 2A toFIG. 2D are each a conceptual drawing which shows the sectional structure of a photoelectric conversion device in each fabrication step in the first embodiment of the invention. - First, the
Si substrate 201 is prepared. This substrate has a specific resistance of is 15 Ω·cm and N type conductivity. In order to form the buriedlayer 202, an SiO2 film as a buffer film is first caused to grow with a thickness of 15 nm by the thermal oxidation method. Next, by use of the ion implantation method, boron is implanted in the whole area of theSi substrate 201 in a dosage of 8E13 ions/cm2 and at an accelerating voltage of 60 keV. Next, in order to activate the ions, heat treatment at 900° C. for 30 minutes is performed in a nitrogen atmosphere. After that, the buriedlayer 202 is formed by removing SiO2 of the buffer film with fluoric acid. (Refer toFIG. 2A .) - Next, by the CVD method which uses SiHC13 an
Si epitaxial layer 203 is caused to grow on the surface of the Si substrate. In this embodiment, an N type substance was caused to grow with a thickness of 4 μm and a specific resistance of is 10 Ω·cm in view of the spectral sensitivity of a sensor. (Refer toFIG. 2B .) - If separately from this embodiment, the
epitaxial layer 203 is deposited directly on thesubstrate 201 and the buriedlayer 202 is then formed by use of a technique such as the high energy ion implantation method, it is possible to form a structure such as shown inFIG. 2B . - Next, regions of
N type wells 207 were defined by the photolithography method in part of theepitaxial layer 203 and phosphorus and boron were implanted in the regions by the ion implantation method. Implantation conditions in this embodiment are as follows. First, phosphorus was implanted in the deepest regions in a dosage of 6E12 ions/cm2 and at an accelerating voltage of 360 keV, phosphorus was implanted in the intermediate regions in a dosage of 4E12 ions/cm2 and at an accelerating voltage of 180 keV, and boron was implanted on the outermost surfaces in a dosage of 3.8E12 ions/cm2 and at an accelerating voltage of 35 keV. The boron implanted on the outermost surfaces also serves as part of channel regions of PMOS transistors which are to be built later in the N type well regions. (Refer toFIG. 2C .) - Next, in part of the regions of the
epitaxial layer 203 in which theN type wells 207 were not formed, regions ofP type wells 206 are defined by resists 209, by use of the photolithography method. First, boron for forming the P type wells are implanted by the following three stages. Boron is implanted in the deepest regions in a dosage of 3E12 ions/cm2 and at an accelerating voltage of 250 keV, in the intermediate regions in a dosage of 2.5E12 ions/cm2 and at an accelerating voltage of 125 keV, and on the outermost surfaces in a dosage of 3.8E12 ions/cm2 and at an accelerating voltage of 35 keV. - If the resists are not exfoliated and phosphorus is implanted in a dosage of 1E12 ions/cm2 and at an accelerating voltage of 1.2 MeV subsequently to the above-described ion implantation, then it is possible to form N type buried layers for
well isolation 208 in a self-aligning manner immediately under theP type wells 206. (Refer toFIG. 2D .) - If the resists 209 are removed after that, a structure as shown in
FIG. 1 can be obtained. - In the case of the above-described embodiment, the peak concentration of the N type buried layers for
well isolation 208 can have values of not less than 1E16/cm3 and become values which are not less than 2 orders of magnitude larger than the concentration of theepitaxial layer 203. - As a result of this, it has become possible to obtain sufficient electrical isolation between the P type buried
layer 202 and theP type wells 206. - If after the formation of the above-described structure, photodiodes and MOS transistors are formed by a publicly known technique, it is possible to build a MOS type photoelectric conversion device in a single substrate. At this time, no special lithography step is added and the structure of
FIG. 1 is formed by the addition of the phosphorus ion implantation step alone. - Furthermore, even when a CCD is formed in a succeeding step, the structure of
FIG. 1 and the process flow of the embodiment shown inFIGS. 2A to 2D are effective and the embodiment plays a useful role in the formation of a CCD in which MOS circuits are integrated. - The second embodiment of the invention is an example in which a photodiode part and P type wells of peripheral NMOS are electrically isolated from each other.
-
FIG. 3 is a conceptual drawing which shows the sectional structure of a photodiode part and a peripheral MOSFET part of a photoelectric conversion device in the second embodiment of the invention. - In
FIG. 3 , the numeral 301 denotes a semiconductor substrate, the numeral 302 a buried layer which extends over the whole area of the substrate, the numeral 303 an epitaxial layer, the numeral 304 a barrier diffusion layer of a photodiode, the numeral 305 a charge-accumulation diffusion layer of the photodiode, the numeral 306 a well of a conduction type opposite to the conduction type of the semiconductor substrate, the numeral 307 a well of the same conduction type as the conduction type of the semiconductor substrate, the numeral 308 a buried layer for well isolation of the same conduction type as the conduction type of the semiconductor substrate, the numeral 309 a gate electrode of NMOS, and the numeral 310 a source-drain region of the same conduction type as the conduction type of the semiconductor substrate. - This application claims priority from Japanese Patent Application No. 2003-321533 filed on Sep. 12, 2003, which is hereby incorporated by reference herein.
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-321533 | 2003-09-12 | ||
JP2003321533A JP4510414B2 (en) | 2003-09-12 | 2003-09-12 | Photoelectric conversion device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050056905A1 true US20050056905A1 (en) | 2005-03-17 |
US7247899B2 US7247899B2 (en) | 2007-07-24 |
Family
ID=34269957
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/937,382 Expired - Fee Related US7247899B2 (en) | 2003-09-12 | 2004-09-10 | Semiconductor device, photoelectric conversion device and method of manufacturing same |
Country Status (2)
Country | Link |
---|---|
US (1) | US7247899B2 (en) |
JP (1) | JP4510414B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060124929A1 (en) * | 2004-12-10 | 2006-06-15 | Canon Kabushiki Kaisha | Semiconductor substrate for solid-state image pickup device and producing method therefor |
US20070063234A1 (en) * | 2005-09-22 | 2007-03-22 | Sony Corporation | Solid-state imaging device, production method thereof and camera |
CN102479793A (en) * | 2010-11-29 | 2012-05-30 | 格科微电子(上海)有限公司 | Complementary metal-oxide-semiconductor (CMOS) image sensor and manufacture method thereof |
EP2866260A3 (en) * | 2013-10-07 | 2015-08-26 | Canon Kabushiki Kaisha | Solid-state imaging apparatus, method for manufacturing the same, and imaging system |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8513753B1 (en) * | 2004-09-14 | 2013-08-20 | Cypress Semiconductor Corporation | Photodiode having a buried well region |
JP4679340B2 (en) * | 2005-11-11 | 2011-04-27 | 株式会社東芝 | Solid-state imaging device |
KR101565750B1 (en) * | 2009-04-10 | 2015-11-05 | 삼성전자 주식회사 | High sensitivity image sensor |
JP5971565B2 (en) * | 2011-06-22 | 2016-08-17 | パナソニックIpマネジメント株式会社 | Solid-state imaging device |
JP2018139328A (en) * | 2018-06-05 | 2018-09-06 | キヤノン株式会社 | Solid-state imaging apparatus and imaging system |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5184203A (en) * | 1990-01-19 | 1993-02-02 | Kabushiki Kaisha Toshiba | Semiconductor device having a charge transfer device, MOSFETs, and bipolar transistors--all formed in a single semiconductor substrate |
US5248624A (en) * | 1991-08-23 | 1993-09-28 | Exar Corporation | Method of making isolated vertical pnp transistor in a complementary bicmos process with eeprom memory |
US5260228A (en) * | 1990-01-19 | 1993-11-09 | Kabushiki Kaisha Toshiba | Method of making a semiconductor device having a charge transfer device, MOSFETs, and bipolar transistors |
US5302534A (en) * | 1992-03-02 | 1994-04-12 | Motorola, Inc. | Forming a vertical PNP transistor |
US5534069A (en) * | 1992-07-23 | 1996-07-09 | Canon Kabushiki Kaisha | Method of treating active material |
US5962882A (en) * | 1996-07-18 | 1999-10-05 | Samsung Electronics Co., Ltd. | Charge coupled devices including buried transmission gates |
US6023293A (en) * | 1996-03-12 | 2000-02-08 | Sharp Kabushiki Kaisha | Active type solid-state imaging device |
US6225670B1 (en) * | 1997-06-04 | 2001-05-01 | Imec | Detector for electromagnetic radiation, pixel structure with high sensitivity using such detector and method of manufacturing such detector |
US6521920B2 (en) * | 1999-12-27 | 2003-02-18 | Sony Corporation | Solid state image sensor |
US20040238913A1 (en) * | 2002-05-09 | 2004-12-02 | Kwon Tae-Hun | Reduced surface field technique for semiconductor devices |
US7110028B1 (en) * | 2002-08-13 | 2006-09-19 | Foveon, Inc. | Electronic shutter using buried layers and active pixel sensor and array employing same |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07109861B2 (en) * | 1990-01-19 | 1995-11-22 | 株式会社東芝 | Semiconductor device including charge transfer device and manufacturing method thereof |
JPH04176171A (en) | 1990-11-07 | 1992-06-23 | Sharp Corp | Solid-state image sensing device |
JPH05226627A (en) * | 1992-02-10 | 1993-09-03 | Sharp Corp | Semiconductor device |
JP3252432B2 (en) | 1992-03-19 | 2002-02-04 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
JP3083014B2 (en) * | 1993-01-01 | 2000-09-04 | キヤノン株式会社 | Solid-state imaging device |
JPH07254691A (en) * | 1994-03-15 | 1995-10-03 | Olympus Optical Co Ltd | Fabrication of solid state image sensor |
JP3457551B2 (en) * | 1998-11-09 | 2003-10-20 | 株式会社東芝 | Solid-state imaging device |
JP2000232214A (en) * | 1999-02-12 | 2000-08-22 | Nikon Corp | Semiconductor integrated circuit and solid-state imaging element |
JP2002203954A (en) * | 2000-10-31 | 2002-07-19 | Sharp Corp | Light receiving element with built-in circuit |
JP4641104B2 (en) * | 2001-02-05 | 2011-03-02 | 浜松ホトニクス株式会社 | Semiconductor photodetection device |
JP2002353146A (en) * | 2001-05-23 | 2002-12-06 | Sony Corp | System for producing semiconductor substrate and method for fabricating semiconductor device using that semiconductor substrate |
JP2003142672A (en) * | 2001-10-31 | 2003-05-16 | Mitsubishi Electric Corp | Solid-state image sensor and method for manufacturing the same |
-
2003
- 2003-09-12 JP JP2003321533A patent/JP4510414B2/en not_active Expired - Fee Related
-
2004
- 2004-09-10 US US10/937,382 patent/US7247899B2/en not_active Expired - Fee Related
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5184203A (en) * | 1990-01-19 | 1993-02-02 | Kabushiki Kaisha Toshiba | Semiconductor device having a charge transfer device, MOSFETs, and bipolar transistors--all formed in a single semiconductor substrate |
US5260228A (en) * | 1990-01-19 | 1993-11-09 | Kabushiki Kaisha Toshiba | Method of making a semiconductor device having a charge transfer device, MOSFETs, and bipolar transistors |
US5248624A (en) * | 1991-08-23 | 1993-09-28 | Exar Corporation | Method of making isolated vertical pnp transistor in a complementary bicmos process with eeprom memory |
US5302534A (en) * | 1992-03-02 | 1994-04-12 | Motorola, Inc. | Forming a vertical PNP transistor |
US5534069A (en) * | 1992-07-23 | 1996-07-09 | Canon Kabushiki Kaisha | Method of treating active material |
US6156657A (en) * | 1992-07-23 | 2000-12-05 | Canon Kabushiki Kaisha | Method of treating active material |
US6023293A (en) * | 1996-03-12 | 2000-02-08 | Sharp Kabushiki Kaisha | Active type solid-state imaging device |
US5962882A (en) * | 1996-07-18 | 1999-10-05 | Samsung Electronics Co., Ltd. | Charge coupled devices including buried transmission gates |
US6225670B1 (en) * | 1997-06-04 | 2001-05-01 | Imec | Detector for electromagnetic radiation, pixel structure with high sensitivity using such detector and method of manufacturing such detector |
US6521920B2 (en) * | 1999-12-27 | 2003-02-18 | Sony Corporation | Solid state image sensor |
US20040238913A1 (en) * | 2002-05-09 | 2004-12-02 | Kwon Tae-Hun | Reduced surface field technique for semiconductor devices |
US7110028B1 (en) * | 2002-08-13 | 2006-09-19 | Foveon, Inc. | Electronic shutter using buried layers and active pixel sensor and array employing same |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060124929A1 (en) * | 2004-12-10 | 2006-06-15 | Canon Kabushiki Kaisha | Semiconductor substrate for solid-state image pickup device and producing method therefor |
US7387952B2 (en) | 2004-12-10 | 2008-06-17 | Canon Kabushiki Kaisha | Semiconductor substrate for solid-state image pickup device and producing method therefor |
US20070063234A1 (en) * | 2005-09-22 | 2007-03-22 | Sony Corporation | Solid-state imaging device, production method thereof and camera |
US9343496B2 (en) * | 2005-09-22 | 2016-05-17 | Sony Corporation | Solid-state imaging device, production method thereof and camera |
CN102479793A (en) * | 2010-11-29 | 2012-05-30 | 格科微电子(上海)有限公司 | Complementary metal-oxide-semiconductor (CMOS) image sensor and manufacture method thereof |
CN102479793B (en) * | 2010-11-29 | 2014-01-15 | 格科微电子(上海)有限公司 | Complementary metal-oxide-semiconductor (CMOS) image sensor and manufacture method thereof |
EP2866260A3 (en) * | 2013-10-07 | 2015-08-26 | Canon Kabushiki Kaisha | Solid-state imaging apparatus, method for manufacturing the same, and imaging system |
US9761618B2 (en) | 2013-10-07 | 2017-09-12 | Canon Kabushiki Kaisha | Solid-state imaging apparatus, method for manufacturing the same, and imaging system |
US9947702B2 (en) | 2013-10-07 | 2018-04-17 | Canon Kabushiki Kaisha | Solid-state imaging apparatus, method for manufacturing the same, and imaging system |
US10217780B2 (en) | 2013-10-07 | 2019-02-26 | Canon Kabushiki Kaisha | Solid-state imaging apparatus, method for manufacturing the same, and imaging system |
Also Published As
Publication number | Publication date |
---|---|
JP4510414B2 (en) | 2010-07-21 |
US7247899B2 (en) | 2007-07-24 |
JP2005093525A (en) | 2005-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7247899B2 (en) | Semiconductor device, photoelectric conversion device and method of manufacturing same | |
JP3954140B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH0824144B2 (en) | Method for manufacturing semiconductor device | |
JPH05865B2 (en) | ||
JP2745228B2 (en) | Semiconductor device and manufacturing method thereof | |
JPS6360549B2 (en) | ||
JP2949745B2 (en) | Method of manufacturing vertical MOS field effect transistor | |
JPH08316335A (en) | Semiconductor device and fabrication thereof | |
JP3097095B2 (en) | Method for manufacturing semiconductor device | |
JPH09223793A (en) | Semiconductor device and its manufacture | |
KR100214558B1 (en) | Stack type inverter and its fabricating process | |
JP2573319B2 (en) | Method for manufacturing semiconductor device | |
JP2000183177A (en) | Manufacture semiconductor device | |
JPH05259450A (en) | Semiconductor device and manufacture thereof | |
KR100259586B1 (en) | Method for manufacturing semiconductor device | |
JPH02219237A (en) | Mis type semiconductor device | |
JP3848782B2 (en) | Manufacturing method of semiconductor device | |
JPH02305437A (en) | Manufacture of semiconductor device | |
JP2806753B2 (en) | Method for manufacturing semiconductor integrated circuit | |
JPH0992789A (en) | Semiconductor device and manufacture thereof | |
JPH10289961A (en) | Method of manufacturing semiconductor device | |
JPH0319212A (en) | Manufacture of semiconductor device | |
JP2004039971A (en) | Manufacturing method of semiconductor device | |
JPH05144932A (en) | Manufacture of semiconductor device | |
KR20000048120A (en) | Semiconductor device fabrication method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CANON KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUWABARA, HIDESHI;YUZURIHARA, HIROSHI;KIMURA, TAKAYUKI;AND OTHERS;REEL/FRAME:015801/0297;SIGNING DATES FROM 20040831 TO 20040901 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190724 |