US20050035457A1 - Interconnecting structure with dummy vias - Google Patents
Interconnecting structure with dummy vias Download PDFInfo
- Publication number
- US20050035457A1 US20050035457A1 US10/791,751 US79175104A US2005035457A1 US 20050035457 A1 US20050035457 A1 US 20050035457A1 US 79175104 A US79175104 A US 79175104A US 2005035457 A1 US2005035457 A1 US 2005035457A1
- Authority
- US
- United States
- Prior art keywords
- wirings
- vias
- dummy
- film
- interconnecting structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to an interconnecting structure, and more specifically to an interconnecting structure of an electronic device represented by a semiconductor device having dummy vias.
- FIG. 12 is a schematic top view for illustrating an interconnecting structure in a conventional semiconductor device.
- FIG. 13 is a sectional view taken along the line F-F′ of FIG. 12 showing the interconnecting structure manufactured using a dual damascene method.
- first dummy wirings 15 a are formed on the peripheries of the first wirings 15
- second dummy wirings 29 a are formed on the peripheries of the second wirings 29 .
- the source voltage is lowered to reduce power consumption. Therefore, a problem of malfunction is often caused by external noise.
- the present invention has been conceived to solve the previously-mentioned problems and a general object of the present invention is to provide a novel and useful interconnecting structure.
- the interconnecting structure comprises first wirings formed on a substrate.
- a low-k dielectric film is formed on the first wirings, the low-k dielectric film having dielectric constant of 3 or less.
- Vias are formed in the low-k dielectric film and connected to the first wiring.
- Second wirings are formed on the vias and connected to the vias.
- Dummy vias are formed on the periphery of an isolated via of the vias.
- FIG. 1 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a first embodiment of the present invention
- FIGS. 2A and 2B are sectional views taken along the line A-A′ of FIG. 1 showing the interconnecting structure manufactured using a dual damascene method;
- FIGS. 3A to 3 F are sectional process diagrams for illustrating the method for manufacturing the interconnecting structure shown in FIG. 2A ;
- FIG. 4 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a second embodiment of the present invention
- FIG. 5 is a sectional view taken along the line B-B′ of FIG. 4 showing the interconnecting structure manufactured using a dual damascene method
- FIG. 6 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a third embodiment of the present invention.
- FIG. 7 is a sectional view taken along the line C-C′ of FIG. 6 showing the interconnecting structure manufactured using a dual damascene method
- FIG. 8 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a fourth embodiment of the present invention.
- FIG. 9 is a sectional view taken along the line D-D′ of FIG. 8 showing the interconnecting structure manufactured using a dual damascene method
- FIG. 10 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a fifth embodiment of the present invention.
- FIG. 11 is a sectional view taken along the line E-E′ of FIG. 10 showing the interconnecting structure manufactured using a dual damascene method;
- FIG. 12 is a schematic top view for illustrating an interconnecting structure in a conventional semiconductor device.
- FIG. 13 is a sectional view taken along the line F-F′ of FIG. 12 showing the interconnecting structure manufactured using a dual damascene method.
- FIG. 1 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a first embodiment of the present invention.
- FIGS. 2A and 2B are sectional views taken along the line A-A′ of FIG. 1 showing the interconnecting structure manufactured using a dual damascene method.
- An HDP oxide film as an interlayer dielectric film 2 is formed on a substrate 1 .
- the substrate 1 is, for example, a P-type silicon wafer having a resistivity of 10 ⁇ cm.
- a p-SiC film is formed as a stopper film 11 on the HDP oxide film 2
- a p-SiOC film is formed as a low-k dielectric film 12 on the p-SiC film 11 .
- First wirings (M 1 ) 15 are formed in the p-SiC film 11 and the p-SiOC film 12
- first dummy wirings (M 1 _D) 15 a are formed on the peripheries of the first wirings 15 .
- the first dummy wirings 15 a have a dimension of, for example, 1 ⁇ m ⁇ 1 ⁇ m, and are formed in a pitch of 2 ⁇ m.
- a p-SiC film as a stopper film 21 is formed on the p-SiOC film 12 , the first wirings 15 , and the first dummy wirings 15 a ; and the p-SiOC film as a low-k dielectric film 22 is formed on the p-SiC film 21 .
- a cap film 23 is formed on the p-SiOC film 22 .
- the cap film 23 is formed to prevent causing ashing damage to the low-k dielectric film 22 , and is an insulating film of a kind different from the low-k dielectric film 22 .
- the cap film 23 may be removed finally by a CMP method as FIG. 2B shows.
- Dual damascene wirings 28 and 29 including vias 28 connected to first wirings 15 and second wirings 29 connected to the vias 28 , are formed in the cap film 23 the p-SiOC film 22 and the p-SiC film 21 .
- dummy vias 28 a not connected to any wirings, and second dummy wirings 29 a are formed.
- the dummy vias 28 a have a dimension of, for example, 0.15 ⁇ m, and are formed in a pitch of 0.5 ⁇ m.
- the second dummy wirings 29 a have a dimension of, for example, 1 ⁇ m ⁇ 1 ⁇ m, and are formed in a pitch of 2 ⁇ m.
- FIGS. 3A to 3 F are sectional process diagrams for illustrating the method for manufacturing the interconnecting structure shown in FIG. 2A .
- a trench (not shown) of a depth, for example, of 300 nm is formed in a substrate 1 using an STI (shallow trench isolation) method.
- STI shallow trench isolation
- an oxide film 2 (hereafter referred to as “HDP oxide film”) of a thickness of 1,000 nm is formed on the substrate 1 using the HDP-CVD method, and the HDP oxide film 2 is polished by 300 nm using a CMP method.
- a p-SiC film 11 of a thickness, for example, of 50 nm is formed on the HDP oxide film 2 using a CVD method.
- a p-SiOC film 12 of a thickness, for example, of 400 nm is formed thereon using a CVD method, and the p-SiOC film 12 is polished by 150 nm using a CMP method.
- a chemically amplified resist pattern (hereafter referred simply to as “resist pattern”) 13 for forming first wirings and first dummy wirings is formed. Thereby, a structure as shown in FIG. 3A is obtained.
- first wirings 15 and first dummy wirings 15 a are formed in the p-SiOC film 12 and the p-SiC film 11 using a damascene method.
- openings 14 and 14 a are formed in the p-SiOC film 12 and the p-SiC film 11 by dry etching using the resist pattern 13 .
- barrier metals for example, Ta/TaN films of each thickness of 10 nm/10 nm are formed, and a Cu seed layer of a thickness of, for example, 100 nm is deposited on the barrier metal using sputtering, and Cu of a thickness of 500 nm is deposited using plating. Thereafter, unnecessary Cu and barrier metal is removed using a CMP method.
- a p-SiC film 21 of a thickness, for example, of 50 nm is formed using a CVD method
- a p-SiOC film 22 of a thickness, for example, of 600 nm is formed thereon using a CVD method
- the p-SiOC film 22 is polished by 200 nm using a CMP method.
- a cap film 23 of a thickness, for example, of 50 nm to 200 nm is formed on the p-SiOC film 22 using a CVD method.
- a resist pattern 24 for forming vias/dummy vias is formed on the cap film 23 .
- a via hole (connecting hole) 25 reaching the surface of the stopper film 21 is formed in the cap film 23 and the p-SiOC film 22 by dry etching using the resist pattern 24 as a mask, and dummy via holes 25 a are formed on the periphery of an isolated via hole 25 .
- the stopper film 21 is subjected to dry etching to extend the via hole 25 and connect the via hole 25 to the first wiring 15 .
- a resist pattern 26 is formed on the cap film 23 including the inside of the dummy via holes 25 a . Thereby, resist vias, which are dummy via holes 25 a filled with the resist are formed.
- openings (trenches for wirings) 27 and 27 a are formed in the cap film 23 and the p-SiOC film 22 by dry etching using the resist pattern 26 as a mask.
- dual damascene wirings 28 and 29 including vias 28 connected to first wirings 15 and second wirings 29 connected to the via 28 , are formed. Furthermore, dummy vias 28 a are formed on the periphery of the isolated via 28 , and second dummy wirings 29 a are formed on the periphery of the second wiring 29 .
- the cap film 23 may be removed when Cu and the barrier metal is subjected to CMP.
- the presence of the cap film 23 is optional in the final interconnecting structure (The same applies to Embodiments 2 to 5 described later.). Even when the cap film 23 is removed, the equivalent device characteristics as in the case where the cap film 23 remains ( FIG. 2A ) can be obtained.
- dummy vias 28 a are formed on the periphery of an isolated via 28 in the p-SiOC film 22 , which is a low-k dielectric film.
- the opening ratio of vias is high, the endpoint of etching for forming via holes 25 and 25 a can be detected stably. Thereby, the via holes passing through the underlying films, or defective openings can be prevented, and a wide process margin can be secured.
- the above-described effects can be obtained as long as the dimension of dummy vias is 1 to 10 times the minimum dimension of the via 28 .
- the pitch of dummy vias is not limited to 0.5 ⁇ m, but may be optional if the occupation ratio of vias to the pattern is constant within a range between 0.5% and 30%.
- the shape of the dummy vias is not limited to the shape having a square opening cross section as shown in FIG. 1 , but the above-described effects can also be obtained from cylindrical shapes, or slit shapes having rectangular opening cross sections (The same applies to second to fifth embodiments described later.).
- p-SiOC films are used as low-k dielectric films 12 and 22
- the present invention is not limited thereto, but any low-k dielectric films can be applied as long as dielectric constant of the low-k dielectric film is 3 or less.
- ultra-low-k dielectric films such as porous films, can also be applied.
- p-SiC films are used as stopper films 11 and 21
- p-SiN films can also be used, and laminated films of p-SiC films and p-SiN films can also be used.
- the stopper film is not necessarily required if a sufficient selection ratio to underlying films can be secured.
- W or Cu are used as the material for the vias (plugs), other conductive materials, such as TaN, TiN, Ta and Ti, or the laminate thereof can also be used (The same applies to second to fifth embodiments described later.).
- FIG. 4 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a second embodiment of the present invention.
- FIG. 5 is a sectional view taken along the line B-B′ of FIG. 4 showing the interconnecting structure manufactured using a dual damascene method.
- dummy vias 28 a not connected to the first and second wirings 15 and 29 are disposed on the periphery of the isolated via 28 in the first embodiment
- dummy vias 28 b connected to the first wirings 15 are disposed on the periphery of the isolated via 28 in the second embodiment.
- the use of the dual damascene method can reduce the stress migration of first and second wirings 15 and 29 having large wiring width.
- the dummy vias 28 b are connected only to the first wirings 15
- the dummy vias may be connected only to the second wirings 29 , and the mixture of these dummy vias may be present on the periphery of the isolated via 28 .
- FIG. 6 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a third embodiment of the present invention.
- FIG. 7 is a sectional view taken along the line C-C′ of FIG. 6 showing the interconnecting structure manufactured using a dual damascene method.
- dummy vias 28 a not connected to the first and second wirings 15 and 29 are disposed on the periphery of the isolated via 28 in the first embodiment
- dummy vias 28 c connected to both the first dummy wirings 15 a and the second dummy wirings 29 a are disposed on the periphery of the isolated via 28 in the third embodiment.
- the use of the dual damascene method can reduce the stress migration of first and second wirings 15 and 29 having large wiring width.
- FIG. 8 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a fourth embodiment of the present invention.
- FIG. 9 is a sectional view taken along the line D-D′ of FIG. 8 showing the interconnecting structure manufactured using a dual damascene method.
- FIGS. 8 and 9 show, in an interconnecting structure according to the fourth embodiment, dummy vias 28 a connected to neither first wirings 15 nor second wirings 29 , dummy vias 28 b connected to first wirings 15 , and dummy vias 28 c connected to both first dummy wirings 15 a and second dummy wirings 29 a are disposed on the periphery of the isolated via 28 .
- all of dummy vias 28 a , 28 b , and 28 c in the first to third embodiments are applied.
- the equivalent effects as the effects obtained in the first embodiment can be obtained.
- the fourth embodiment is suitable for the reduction of stress migration particularly when wirings 15 and 29 having large wiring width are formed.
- FIG. 10 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a fifth embodiment of the present invention.
- FIG. 11 is a sectional view taken along the line E-E′ of FIG. 10 showing the interconnecting structure manufactured using a dual damascene method.
- first and second dummy wirings 15 a and 29 a of a size of 1 ⁇ m ⁇ 1 ⁇ m are formed on the peripheries of first and second wirings 15 and 29 , and the wirings 15 a and 29 a are connected with dummy vias 28 c.
- first dummy wirings 15 b including line patterns of a line width of 0.5 ⁇ m are formed in a pitch of 2 ⁇ m on the periphery of the first wirings 15 .
- second dummy wirings 29 b including line patterns of a line width of 0.5 ⁇ m are formed in a pitch of 2 ⁇ m on the periphery of the first wirings 15 so as to intersect the first dummy wirings 15 b .
- dummy vias 28 d are disposed on the intersections of the first dummy wirings 15 b and the second dummy wirings 29 b .
- the potential of the dummy pattern including the first and second dummy wirings 15 b and 29 b and the dummy vias 28 d , was equalized. Furthermore, at least one of the first and second dummy wirings 15 b and 29 b and the dummy vias 28 d was connected to the ground potential.
- the first dummy wirings 15 b and second dummy wirings 29 b are disposed in a lattice pattern, and dummy vias 28 d are disposed on the intersections thereof.
- dummy vias 28 d are disposed on the periphery of the isolated via 28 , the equivalent effects as the effects obtained in the first embodiment can be obtained.
- dummy patterns 15 b , 28 d and 29 b having the same potential through the dummy vias 28 d , are connected to a ground potential at optional locations. Since circuit patterns 15 , 28 , and 29 are shielded by these dummy patterns 15 b , 28 d and 29 b , the malfunction of the circuit patterns due to external noise can be inhibited. Therefore, an interconnecting structure having a high margin against external noise, and the manufacturing method thereof can be obtained.
Abstract
Description
- The present invention relates to an interconnecting structure, and more specifically to an interconnecting structure of an electronic device represented by a semiconductor device having dummy vias.
-
FIG. 12 is a schematic top view for illustrating an interconnecting structure in a conventional semiconductor device.FIG. 13 is a sectional view taken along the line F-F′ ofFIG. 12 showing the interconnecting structure manufactured using a dual damascene method. - As
FIGS. 12 and 13 show, dual damasceneinterconnects including vias 28 connected to first wirings (M1) 15 and second wirings (M2) 29 connected to thevias 28 are formed. Furthermore, in order to eliminate density difference between wiring patterns,first dummy wirings 15 a are formed on the peripheries of thefirst wirings 15, andsecond dummy wirings 29 a are formed on the peripheries of thesecond wirings 29. - In recent years, the miniaturization of semiconductor devices has caused an accompanying problem of wiring signal delay. In order to solve such a problem, copper (Cu) is used as a wiring material, and a low-k dielectric film having a low dielectric constant (k) is used as interlayer dielectric films (for example, refer to Non-Patent Document “K. Hayashi et al., Proceedings of the 2002 International Interconnect Technology Conference, pp. 15-17”).
- However, when a dimension of vias is reduced, density difference between isolated vias and dense vias is enlarged due to the proximity effect. Furthermore, when vias are formed using a low-k dielectric film as an interlayer dielectric film, and when a chemically amplified resist, such as a KrF resist and an ArF resist, is used as a mask, the problems of via resistance elevation and the occurrence of wire breaking are caused, in particular in isolated vias, by an acid of the chemically amplified resist. In other words, a problem of the occurrence of a phenomenon known as “resist poisoning” arises in vias, in particular in isolated vias. These problems are often caused when a cap film including different insulating films is formed on a low-k dielectric film in order to prevent causing ashing damage to the low-k dielectric film.
- In addition, for example, in electronic devices such as high-technology logic circuit products, the source voltage is lowered to reduce power consumption. Therefore, a problem of malfunction is often caused by external noise.
- The present invention has been conceived to solve the previously-mentioned problems and a general object of the present invention is to provide a novel and useful interconnecting structure.
- One more specific object of the present invention is to inhibit the occurrence of resist poisoning when vias are formed in a low-k dielectric film. Another more specific object of the present invention is to provide an interconnecting structure having a high margin against external noise.
- The above object of the present invention is attained by a following interconnecting structure.
- According to an aspect of the present invention, the interconnecting structure comprises first wirings formed on a substrate. A low-k dielectric film is formed on the first wirings, the low-k dielectric film having dielectric constant of 3 or less. Vias are formed in the low-k dielectric film and connected to the first wiring. Second wirings are formed on the vias and connected to the vias. Dummy vias are formed on the periphery of an isolated via of the vias.
- Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.
-
FIG. 1 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a first embodiment of the present invention; -
FIGS. 2A and 2B are sectional views taken along the line A-A′ ofFIG. 1 showing the interconnecting structure manufactured using a dual damascene method; -
FIGS. 3A to 3F are sectional process diagrams for illustrating the method for manufacturing the interconnecting structure shown inFIG. 2A ; -
FIG. 4 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a second embodiment of the present invention; -
FIG. 5 is a sectional view taken along the line B-B′ ofFIG. 4 showing the interconnecting structure manufactured using a dual damascene method; -
FIG. 6 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a third embodiment of the present invention; -
FIG. 7 is a sectional view taken along the line C-C′ ofFIG. 6 showing the interconnecting structure manufactured using a dual damascene method; -
FIG. 8 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a fourth embodiment of the present invention; -
FIG. 9 is a sectional view taken along the line D-D′ ofFIG. 8 showing the interconnecting structure manufactured using a dual damascene method; -
FIG. 10 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a fifth embodiment of the present invention; -
FIG. 11 is a sectional view taken along the line E-E′ ofFIG. 10 showing the interconnecting structure manufactured using a dual damascene method; -
FIG. 12 is a schematic top view for illustrating an interconnecting structure in a conventional semiconductor device; and -
FIG. 13 is a sectional view taken along the line F-F′ ofFIG. 12 showing the interconnecting structure manufactured using a dual damascene method. - In the following, principles and embodiments of the present invention will be described with reference to the accompanying drawings. The members and steps that are common to some of the drawings are given the same reference numerals and redundant descriptions therefore may be omitted.
- First Embodiment
- First, an interconnecting structure will be described.
-
FIG. 1 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a first embodiment of the present invention.FIGS. 2A and 2B are sectional views taken along the line A-A′ ofFIG. 1 showing the interconnecting structure manufactured using a dual damascene method. - Next, the interconnecting structure will be described referring to
FIG. 1 andFIG. 2A . - An HDP oxide film as an interlayer
dielectric film 2 is formed on asubstrate 1. Here, thesubstrate 1 is, for example, a P-type silicon wafer having a resistivity of 10 Ω·cm. A p-SiC film is formed as astopper film 11 on theHDP oxide film 2, and a p-SiOC film is formed as a low-kdielectric film 12 on the p-SiC film 11. First wirings (M1) 15 are formed in the p-SiC film 11 and the p-SiOC film 12, and first dummy wirings (M1_D) 15 a are formed on the peripheries of thefirst wirings 15. Thefirst dummy wirings 15 a have a dimension of, for example, 1 μm×1 μm, and are formed in a pitch of 2 μm. - A p-SiC film as a
stopper film 21 is formed on the p-SiOC film 12, thefirst wirings 15, and thefirst dummy wirings 15 a; and the p-SiOC film as a low-kdielectric film 22 is formed on the p-SiC film 21. AsFIG. 2A shows, acap film 23 is formed on the p-SiOCfilm 22. Thecap film 23 is formed to prevent causing ashing damage to the low-kdielectric film 22, and is an insulating film of a kind different from the low-kdielectric film 22. As described later in detail, thecap film 23 may be removed finally by a CMP method asFIG. 2B shows. - Dual
damascene wirings vias 28 connected tofirst wirings 15 andsecond wirings 29 connected to thevias 28, are formed in thecap film 23 the p-SiOC film 22 and the p-SiC film 21. - On the peripheries of an isolated dual
damascene wirings - Next, a method for manufacturing the above-described interconnecting structure using a dual damascene method will be described.
-
FIGS. 3A to 3F are sectional process diagrams for illustrating the method for manufacturing the interconnecting structure shown inFIG. 2A . - First a trench (not shown) of a depth, for example, of 300 nm is formed in a
substrate 1 using an STI (shallow trench isolation) method. - Next, an oxide film 2 (hereafter referred to as “HDP oxide film”) of a thickness of 1,000 nm is formed on the
substrate 1 using the HDP-CVD method, and theHDP oxide film 2 is polished by 300 nm using a CMP method. Next, a p-SiC film 11 of a thickness, for example, of 50 nm is formed on theHDP oxide film 2 using a CVD method. Then, a p-SiOC film 12 of a thickness, for example, of 400 nm is formed thereon using a CVD method, and the p-SiOC film 12 is polished by 150 nm using a CMP method. Furthermore, a chemically amplified resist pattern (hereafter referred simply to as “resist pattern”) 13 for forming first wirings and first dummy wirings is formed. Thereby, a structure as shown inFIG. 3A is obtained. - Next, as
FIG. 3B shows,first wirings 15 and first dummy wirings 15 a are formed in the p-SiOC film 12 and the p-SiC film 11 using a damascene method. Specifically,openings 14 and 14 a are formed in the p-SiOC film 12 and the p-SiC film 11 by dry etching using the resistpattern 13. Then in these-openings 14 and 14 a, barrier metals, for example, Ta/TaN films of each thickness of 10 nm/10 nm are formed, and a Cu seed layer of a thickness of, for example, 100 nm is deposited on the barrier metal using sputtering, and Cu of a thickness of 500 nm is deposited using plating. Thereafter, unnecessary Cu and barrier metal is removed using a CMP method. - Next, as
FIG. 3C shows, a p-SiC film 21 of a thickness, for example, of 50 nm is formed using a CVD method, a p-SiOC film 22 of a thickness, for example, of 600 nm is formed thereon using a CVD method, and the p-SiOC film 22 is polished by 200 nm using a CMP method. Then acap film 23 of a thickness, for example, of 50 nm to 200 nm is formed on the p-SiOC film 22 using a CVD method. Furthermore, a resistpattern 24 for forming vias/dummy vias is formed on thecap film 23. - Next, as
FIG. 3D shows, a via hole (connecting hole) 25 reaching the surface of thestopper film 21 is formed in thecap film 23 and the p-SiOC film 22 by dry etching using the resistpattern 24 as a mask, and dummy viaholes 25 a are formed on the periphery of an isolated viahole 25. - Next, as
FIG. 3E shows, thestopper film 21 is subjected to dry etching to extend the viahole 25 and connect the viahole 25 to thefirst wiring 15. Then a resistpattern 26 is formed on thecap film 23 including the inside of the dummy viaholes 25 a. Thereby, resist vias, which are dummy viaholes 25 a filled with the resist are formed. - Next, openings (trenches for wirings) 27 and 27 a are formed in the
cap film 23 and the p-SiOC film 22 by dry etching using the resistpattern 26 as a mask. Then, a barrier metal (Ta/TaN=10 nm/10 nm) is formed in theopenings FIG. 3F is obtained. In other words,dual damascene wirings vias 28 connected tofirst wirings 15 andsecond wirings 29 connected to the via 28, are formed. Furthermore, dummy vias 28 a are formed on the periphery of the isolated via 28, and second dummy wirings 29 a are formed on the periphery of thesecond wiring 29. - Alternatively, the
cap film 23 may be removed when Cu and the barrier metal is subjected to CMP. In other words, asFIG. 2B shows, the presence of thecap film 23 is optional in the final interconnecting structure (The same applies to Embodiments 2 to 5 described later.). Even when thecap film 23 is removed, the equivalent device characteristics as in the case where thecap film 23 remains (FIG. 2A ) can be obtained. - In the first embodiment, as described above, dummy vias 28 a are formed on the periphery of an isolated via 28 in the p-
SiOC film 22, which is a low-k dielectric film. Thereby, the present inventors found that the occurrence of resist poisoning could be prevented when the isolated via 28 was formed in the low-k dielectric film 22. - In addition, since density difference between isolated vias and dense vias due to the proximity effect is inhibited, the dimensional controllability of
vias 28 is improved. - In the first embodiment, since the opening ratio of vias is high, the endpoint of etching for forming via
holes - Also, since the formation of dummy vias makes the occupation ratio of vias to the pattern uniform, the occurrence of erosion and dishing during polishing vias (plugs) can be prevented.
- In the first embodiment, although the case wherein the dimension of dummy vias is 0.15 μm is described, the above-described effects can be obtained as long as the dimension of dummy vias is 1 to 10 times the minimum dimension of the via 28. Also, the pitch of dummy vias is not limited to 0.5 μm, but may be optional if the occupation ratio of vias to the pattern is constant within a range between 0.5% and 30%. The shape of the dummy vias is not limited to the shape having a square opening cross section as shown in
FIG. 1 , but the above-described effects can also be obtained from cylindrical shapes, or slit shapes having rectangular opening cross sections (The same applies to second to fifth embodiments described later.). - Although p-SiOC films are used as low-
k dielectric films stopper films - Second Embodiment
-
FIG. 4 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a second embodiment of the present invention.FIG. 5 is a sectional view taken along the line B-B′ ofFIG. 4 showing the interconnecting structure manufactured using a dual damascene method. - Although dummy vias 28 a not connected to the first and
second wirings first wirings 15 are disposed on the periphery of the isolated via 28 in the second embodiment. - Therefore, according to the second embodiment, the equivalent effects as the effects obtained in the first embodiment can be obtained.
- Furthermore, in the second embodiment, the use of the dual damascene method can reduce the stress migration of first and
second wirings - In the second embodiment, although the dummy vias 28 b are connected only to the
first wirings 15, the dummy vias may be connected only to thesecond wirings 29, and the mixture of these dummy vias may be present on the periphery of the isolated via 28. - Third Embodiment
-
FIG. 6 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a third embodiment of the present invention.FIG. 7 is a sectional view taken along the line C-C′ ofFIG. 6 showing the interconnecting structure manufactured using a dual damascene method. - Although dummy vias 28 a not connected to the first and
second wirings - Therefore, according to the third embodiment, the equivalent effects as the effects obtained in the first embodiment can be obtained.
- Also, increase of via resistance and defective wirings due to stress migration can be inhibited substantially without increasing the circuit capacity.
- Furthermore, in the third embodiment, the use of the dual damascene method can reduce the stress migration of first and
second wirings - Fourth Embodiment
-
FIG. 8 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a fourth embodiment of the present invention.FIG. 9 is a sectional view taken along the line D-D′ ofFIG. 8 showing the interconnecting structure manufactured using a dual damascene method. - As
FIGS. 8 and 9 show, in an interconnecting structure according to the fourth embodiment, dummy vias 28 a connected to neitherfirst wirings 15 norsecond wirings 29, dummy vias 28 b connected tofirst wirings 15, and dummy vias 28 c connected to both first dummy wirings 15 a and second dummy wirings 29 a are disposed on the periphery of the isolated via 28. In other words, all of dummy vias 28 a, 28 b, and 28 c in the first to third embodiments are applied. - Therefore, according to the fourth embodiment, the equivalent effects as the effects obtained in the first embodiment can be obtained. The fourth embodiment is suitable for the reduction of stress migration particularly when wirings 15 and 29 having large wiring width are formed.
- Fifth Embodiment
-
FIG. 10 is a schematic top view for illustrating an interconnecting structure in a semiconductor device according to a fifth embodiment of the present invention.FIG. 11 is a sectional view taken along the line E-E′ ofFIG. 10 showing the interconnecting structure manufactured using a dual damascene method. - In the above-described third embodiment, first and second dummy wirings 15 a and 29 a of a size of 1 μm×1 μm are formed on the peripheries of first and
second wirings wirings dummy vias 28 c. - In the fifth embodiment, as
FIGS. 10 and 11 show, first dummy wirings 15 b including line patterns of a line width of 0.5 μm are formed in a pitch of 2 μm on the periphery of thefirst wirings 15. Furthermore, second dummy wirings 29 b including line patterns of a line width of 0.5 μm are formed in a pitch of 2 μm on the periphery of thefirst wirings 15 so as to intersect the first dummy wirings 15 b. In addition, dummy vias 28 d are disposed on the intersections of the first dummy wirings 15 b and the second dummy wirings 29 b. Thereby, the potential of the dummy pattern, including the first and second dummy wirings 15 b and 29 b and the dummy vias 28 d, was equalized. Furthermore, at least one of the first and second dummy wirings 15 b and 29 b and the dummy vias 28 d was connected to the ground potential. - In the above-described embodiment 5, the first dummy wirings 15 b and second dummy wirings 29 b are disposed in a lattice pattern, and dummy vias 28 d are disposed on the intersections thereof. According to the fifth embodiment, since dummy vias 28 d are disposed on the periphery of the isolated via 28, the equivalent effects as the effects obtained in the first embodiment can be obtained.
- Furthermore, in the fifth embodiment,
dummy patterns circuit patterns dummy patterns - Further, the present invention is not limited to these embodiments, but variations and modifications may be made without departing from the scope of the present invention.
- The entire disclosure of Japanese Patent Application No. 2003-292166 filed on Aug. 2, 2003 containing specification, claims, drawings and summary are incorporated herein by reference in its entirety.
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/532,603 US7605085B2 (en) | 2003-08-12 | 2006-09-18 | Method of manufacturing interconnecting structure with vias |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-292166 | 2003-08-12 | ||
JP2003292166A JP2005064226A (en) | 2003-08-12 | 2003-08-12 | Wiring structure |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/532,603 Continuation US7605085B2 (en) | 2003-08-12 | 2006-09-18 | Method of manufacturing interconnecting structure with vias |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050035457A1 true US20050035457A1 (en) | 2005-02-17 |
Family
ID=34131700
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/791,751 Abandoned US20050035457A1 (en) | 2003-08-12 | 2004-03-04 | Interconnecting structure with dummy vias |
US11/532,603 Expired - Fee Related US7605085B2 (en) | 2003-08-12 | 2006-09-18 | Method of manufacturing interconnecting structure with vias |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/532,603 Expired - Fee Related US7605085B2 (en) | 2003-08-12 | 2006-09-18 | Method of manufacturing interconnecting structure with vias |
Country Status (6)
Country | Link |
---|---|
US (2) | US20050035457A1 (en) |
JP (1) | JP2005064226A (en) |
KR (2) | KR20050018585A (en) |
CN (1) | CN1581475B (en) |
DE (1) | DE102004028925A1 (en) |
TW (1) | TWI315542B (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050136650A1 (en) * | 2003-12-18 | 2005-06-23 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor integrated circuit |
US20050205991A1 (en) * | 2004-03-16 | 2005-09-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method of heat dissipation in semiconductor devices |
US20060214298A1 (en) * | 2005-03-24 | 2006-09-28 | Kun-Cheng Huang | Dummy via for reducing proximity effect and method of using the same |
US20070037382A1 (en) * | 2004-05-06 | 2007-02-15 | Fujitsu Limited | Semiconductor device having a multilayer interconnection structure, fabrication method thereof, and designing method thereof |
US20070273012A1 (en) * | 2004-12-06 | 2007-11-29 | Fujitsu Limited | Semiconductor device |
US20070287279A1 (en) * | 2006-06-08 | 2007-12-13 | Daubenspeck Timothy H | Methods of forming solder connections and structure thereof |
US20080142975A1 (en) * | 2005-12-22 | 2008-06-19 | Semiconductor Manufacturing International (Shanghai) Corporation | Dummy patterns and method of manufacture for mechanical strength of low k dielectric materials in copper interconnect structures for semiconductor devices |
US20090289369A1 (en) * | 2008-05-06 | 2009-11-26 | Shenqing Fang | Memory device peripheral interconnects and method of manufacturing |
US20110049722A1 (en) * | 2009-08-26 | 2011-03-03 | Chia-Chen Sun | Semiconductor Circuit Structure and Layout Method thereof |
US20130155636A1 (en) * | 2011-12-16 | 2013-06-20 | Changyok Park | Dummy through-silicon via capacitor |
US20140210098A1 (en) * | 2013-01-29 | 2014-07-31 | Christopher J. Jezewski | Techniques for enhancing fracture resistance of interconnects |
EP2492960A3 (en) * | 2011-02-28 | 2014-08-13 | Freescale Semiconductor, Inc. | Vias between conductive layers to improve reliability |
US20150371947A1 (en) * | 2014-06-18 | 2015-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices, Packaging Devices, and Methods of Packaging Semiconductor Devices |
US20150371936A1 (en) * | 2014-06-18 | 2015-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device Packages, Packaging Methods, and Packaged Semiconductor Devices |
US9941172B2 (en) | 2015-09-08 | 2018-04-10 | Samsung Electronics Co., Ltd. | Method for fabricating semiconductor device including a via hole in a mask pattern |
US10833013B2 (en) | 2008-05-06 | 2020-11-10 | Monterey Research, Llc | Memory device interconnects and method of manufacture |
US11705395B2 (en) * | 2018-06-25 | 2023-07-18 | Intel Corporation | Core fill to reduce dishing and metal pillar fill to increase metal density of interconnects |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4794135B2 (en) * | 2004-04-16 | 2011-10-19 | 富士通株式会社 | Manufacturing method of semiconductor device |
JP5230061B2 (en) * | 2005-07-25 | 2013-07-10 | ラピスセミコンダクタ株式会社 | Semiconductor device and manufacturing method thereof |
JP4825060B2 (en) | 2006-06-14 | 2011-11-30 | 富士通セミコンダクター株式会社 | Exposure method |
JP2008016638A (en) * | 2006-07-06 | 2008-01-24 | Sony Corp | Semiconductor device |
JP2008124070A (en) * | 2006-11-08 | 2008-05-29 | Rohm Co Ltd | Semiconductor device |
US7948094B2 (en) * | 2007-10-22 | 2011-05-24 | Rohm Co., Ltd. | Semiconductor device |
JP2012148428A (en) * | 2011-01-17 | 2012-08-09 | Toshiba Tec Corp | Method of manufacturing inkjet head |
CN102437105B (en) * | 2011-11-28 | 2014-08-13 | 上海华力微电子有限公司 | Method for producing integrated circuit having partial redundant through holes and integrated circuit |
US8883638B2 (en) * | 2012-01-18 | 2014-11-11 | United Microelectronics Corp. | Method for manufacturing damascene structure involving dummy via holes |
US8629559B2 (en) * | 2012-02-09 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stress reduction apparatus with an inverted cup-shaped layer |
FR3003962B1 (en) | 2013-03-29 | 2016-07-22 | St Microelectronics Rousset | METHOD FOR PRODUCING A PHOTOLITOGRAPHY MASK FOR THE FORMATION OF CORRESPONDING CONTACTS, MASK AND INTEGRATED CIRCUIT |
WO2015026342A1 (en) * | 2013-08-21 | 2015-02-26 | Intel Corporation | Method and structure to contact tight pitch conductive layers with guided vias |
US9054164B1 (en) | 2013-12-23 | 2015-06-09 | Intel Corporation | Method of forming high density, high shorting margin, and low capacitance interconnects by alternating recessed trenches |
KR102326120B1 (en) * | 2015-06-29 | 2021-11-15 | 삼성전자주식회사 | Wiring structrue and method of forming the same, and semiconductor device including the wiring structure |
KR102521554B1 (en) | 2015-12-07 | 2023-04-13 | 삼성전자주식회사 | Wiring structure, method of designing a wiring structure, and method of forming a wiring structure |
US20190109090A1 (en) * | 2017-08-15 | 2019-04-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnection structure lined by isolation layer |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5880018A (en) * | 1996-10-07 | 1999-03-09 | Motorola Inc. | Method for manufacturing a low dielectric constant inter-level integrated circuit structure |
US6001733A (en) * | 1998-06-26 | 1999-12-14 | United Microelectronics Corp. | Method of forming a dual damascene with dummy metal lines |
US6295222B2 (en) * | 2000-01-28 | 2001-09-25 | Mitsubishi Kabushiki Kaisha | Semiconductor memory device with two layers of bit lines |
US6295721B1 (en) * | 1999-12-28 | 2001-10-02 | Taiwan Semiconductor Manufacturing Company | Metal fuse in copper dual damascene |
US6319809B1 (en) * | 2000-07-12 | 2001-11-20 | Taiwan Semiconductor Manfacturing Company | Method to reduce via poison in low-k Cu dual damascene by UV-treatment |
US6329280B1 (en) * | 1999-05-13 | 2001-12-11 | International Business Machines Corporation | Interim oxidation of silsesquioxane dielectric for dual damascene process |
US6399897B1 (en) * | 1999-09-03 | 2002-06-04 | Fujitsu Limited | Multi-layer wiring substrate |
US6400628B2 (en) * | 1999-12-27 | 2002-06-04 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US6452274B1 (en) * | 1997-11-17 | 2002-09-17 | Sony Corporation | Semiconductor device having a low dielectric layer as an interlayer insulating layer |
US6468894B1 (en) * | 2001-03-21 | 2002-10-22 | Advanced Micro Devices, Inc. | Metal interconnection structure with dummy vias |
US6486558B2 (en) * | 2000-10-10 | 2002-11-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a dummy pattern |
US6492259B2 (en) * | 1999-05-12 | 2002-12-10 | International Business Machines Corporation | Process for making a planar integrated circuit interconnect |
US6570243B1 (en) * | 1999-12-09 | 2003-05-27 | Sharp Kabushiki Kaisha | Dummy interconnects for suppressing thermally generated stress cracks |
US6582974B2 (en) * | 2001-11-15 | 2003-06-24 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming a dual damascene aperture while employing a peripherally localized intermediate etch stop layer |
US6593232B1 (en) * | 2002-07-05 | 2003-07-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Plasma etch method with enhanced endpoint detection |
US6740940B2 (en) * | 2001-11-27 | 2004-05-25 | Samsung Electronics Co., Ltd. | Semiconductor memory devices having dummy active regions |
US6765297B2 (en) * | 2001-03-27 | 2004-07-20 | Sony Corporation | Semiconductor device and wiring forming method in semiconductor device |
US6798073B2 (en) * | 2001-12-13 | 2004-09-28 | Megic Corporation | Chip structure and process for forming the same |
US6812130B1 (en) * | 2000-02-09 | 2004-11-02 | Infineon Technologies Ag | Self-aligned dual damascene etch using a polymer |
US6818570B2 (en) * | 2002-03-04 | 2004-11-16 | Asm Japan K.K. | Method of forming silicon-containing insulation film having low dielectric constant and high mechanical strength |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5625232A (en) * | 1994-07-15 | 1997-04-29 | Texas Instruments Incorporated | Reliability of metal leads in high speed LSI semiconductors using dummy vias |
TW353775B (en) * | 1996-11-27 | 1999-03-01 | Tokyo Electron Ltd | Production of semiconductor device |
JPH10199882A (en) | 1997-01-13 | 1998-07-31 | Nec Corp | Semiconductor device |
JP3442630B2 (en) | 1997-11-20 | 2003-09-02 | 株式会社日立製作所 | Semiconductor device |
TW368741B (en) * | 1998-02-26 | 1999-09-01 | United Microelectronics Corp | Manufacturing method for dual damascene |
JPH11297817A (en) | 1998-04-09 | 1999-10-29 | Hitachi Ltd | Semiconductor device, and design thereof and manufacture thereof |
US6225207B1 (en) * | 1998-10-01 | 2001-05-01 | Applied Materials, Inc. | Techniques for triple and quadruple damascene fabrication |
US6150272A (en) * | 1998-11-16 | 2000-11-21 | Taiwan Semiconductor Manufacturing Company | Method for making metal plug contacts and metal lines in an insulating layer by chemical/mechanical polishing that reduces polishing-induced damage |
JP3700460B2 (en) * | 1999-04-05 | 2005-09-28 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
JP2001053143A (en) | 1999-08-09 | 2001-02-23 | Matsushita Electric Ind Co Ltd | Semiconductor device manufacturing method and the semiconductor device |
US6365504B1 (en) * | 1999-10-15 | 2002-04-02 | Tsmc-Acer Semiconductor Manufacturing Corporation | Self aligned dual damascene method |
JP2001196372A (en) | 2000-01-13 | 2001-07-19 | Mitsubishi Electric Corp | Semiconductor device |
JP2001230250A (en) | 2000-02-14 | 2001-08-24 | Hitachi Ltd | Semiconductor device and manufacturing method therefor as well as method for forming mask pattern |
JP2001298081A (en) | 2000-04-12 | 2001-10-26 | Nec Corp | Semiconductor device and its manufacturing method |
JP3818828B2 (en) * | 2000-06-05 | 2006-09-06 | シャープ株式会社 | Manufacturing method of semiconductor device |
JP4545973B2 (en) * | 2001-03-23 | 2010-09-15 | 富士通株式会社 | Silicon-based composition, low dielectric constant film, semiconductor device, and method of manufacturing low dielectric constant film |
JP2002313908A (en) | 2001-04-12 | 2002-10-25 | Mitsubishi Electric Corp | Method of forming fine pattern, semiconductor device, and method of manufacturing the same |
JP4523194B2 (en) * | 2001-04-13 | 2010-08-11 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
JP4198906B2 (en) * | 2001-11-15 | 2008-12-17 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method of semiconductor device |
JP3790469B2 (en) * | 2001-12-21 | 2006-06-28 | 富士通株式会社 | Semiconductor device |
US6861686B2 (en) * | 2003-01-16 | 2005-03-01 | Samsung Electronics Co., Ltd. | Structure of a CMOS image sensor and method for fabricating the same |
-
2003
- 2003-08-12 JP JP2003292166A patent/JP2005064226A/en active Pending
-
2004
- 2004-03-04 US US10/791,751 patent/US20050035457A1/en not_active Abandoned
- 2004-03-08 TW TW093106028A patent/TWI315542B/en not_active IP Right Cessation
- 2004-06-14 CN CN2004100485795A patent/CN1581475B/en not_active Expired - Fee Related
- 2004-06-15 DE DE102004028925A patent/DE102004028925A1/en not_active Withdrawn
- 2004-06-15 KR KR1020040044127A patent/KR20050018585A/en not_active Application Discontinuation
-
2006
- 2006-09-18 US US11/532,603 patent/US7605085B2/en not_active Expired - Fee Related
- 2006-10-02 KR KR1020060096963A patent/KR100770486B1/en not_active IP Right Cessation
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5880018A (en) * | 1996-10-07 | 1999-03-09 | Motorola Inc. | Method for manufacturing a low dielectric constant inter-level integrated circuit structure |
US6452274B1 (en) * | 1997-11-17 | 2002-09-17 | Sony Corporation | Semiconductor device having a low dielectric layer as an interlayer insulating layer |
US6001733A (en) * | 1998-06-26 | 1999-12-14 | United Microelectronics Corp. | Method of forming a dual damascene with dummy metal lines |
US6492259B2 (en) * | 1999-05-12 | 2002-12-10 | International Business Machines Corporation | Process for making a planar integrated circuit interconnect |
US6329280B1 (en) * | 1999-05-13 | 2001-12-11 | International Business Machines Corporation | Interim oxidation of silsesquioxane dielectric for dual damascene process |
US6399897B1 (en) * | 1999-09-03 | 2002-06-04 | Fujitsu Limited | Multi-layer wiring substrate |
US6570243B1 (en) * | 1999-12-09 | 2003-05-27 | Sharp Kabushiki Kaisha | Dummy interconnects for suppressing thermally generated stress cracks |
US6400628B2 (en) * | 1999-12-27 | 2002-06-04 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US6295721B1 (en) * | 1999-12-28 | 2001-10-02 | Taiwan Semiconductor Manufacturing Company | Metal fuse in copper dual damascene |
US6295222B2 (en) * | 2000-01-28 | 2001-09-25 | Mitsubishi Kabushiki Kaisha | Semiconductor memory device with two layers of bit lines |
US6812130B1 (en) * | 2000-02-09 | 2004-11-02 | Infineon Technologies Ag | Self-aligned dual damascene etch using a polymer |
US6319809B1 (en) * | 2000-07-12 | 2001-11-20 | Taiwan Semiconductor Manfacturing Company | Method to reduce via poison in low-k Cu dual damascene by UV-treatment |
US6486558B2 (en) * | 2000-10-10 | 2002-11-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a dummy pattern |
US6468894B1 (en) * | 2001-03-21 | 2002-10-22 | Advanced Micro Devices, Inc. | Metal interconnection structure with dummy vias |
US6765297B2 (en) * | 2001-03-27 | 2004-07-20 | Sony Corporation | Semiconductor device and wiring forming method in semiconductor device |
US6582974B2 (en) * | 2001-11-15 | 2003-06-24 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming a dual damascene aperture while employing a peripherally localized intermediate etch stop layer |
US6740940B2 (en) * | 2001-11-27 | 2004-05-25 | Samsung Electronics Co., Ltd. | Semiconductor memory devices having dummy active regions |
US6798073B2 (en) * | 2001-12-13 | 2004-09-28 | Megic Corporation | Chip structure and process for forming the same |
US6818570B2 (en) * | 2002-03-04 | 2004-11-16 | Asm Japan K.K. | Method of forming silicon-containing insulation film having low dielectric constant and high mechanical strength |
US6593232B1 (en) * | 2002-07-05 | 2003-07-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Plasma etch method with enhanced endpoint detection |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050136650A1 (en) * | 2003-12-18 | 2005-06-23 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor integrated circuit |
US20050205991A1 (en) * | 2004-03-16 | 2005-09-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method of heat dissipation in semiconductor devices |
US7420277B2 (en) * | 2004-03-16 | 2008-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd | System for heat dissipation in semiconductor devices |
US20070037382A1 (en) * | 2004-05-06 | 2007-02-15 | Fujitsu Limited | Semiconductor device having a multilayer interconnection structure, fabrication method thereof, and designing method thereof |
US7517792B2 (en) * | 2004-05-06 | 2009-04-14 | Fujitsu Microelectronics Limited | Semiconductor device having a multilayer interconnection structure, fabrication method thereof, and designing method thereof |
US20070273012A1 (en) * | 2004-12-06 | 2007-11-29 | Fujitsu Limited | Semiconductor device |
US20060214298A1 (en) * | 2005-03-24 | 2006-09-28 | Kun-Cheng Huang | Dummy via for reducing proximity effect and method of using the same |
US7545045B2 (en) * | 2005-03-24 | 2009-06-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dummy via for reducing proximity effect and method of using the same |
US20080142975A1 (en) * | 2005-12-22 | 2008-06-19 | Semiconductor Manufacturing International (Shanghai) Corporation | Dummy patterns and method of manufacture for mechanical strength of low k dielectric materials in copper interconnect structures for semiconductor devices |
US7605470B2 (en) * | 2005-12-22 | 2009-10-20 | Semiconductor Manufacturing International (Shanghai) Corporation | Dummy patterns and method of manufacture for mechanical strength of low K dielectric materials in copper interconnect structures for semiconductor devices |
US20070287279A1 (en) * | 2006-06-08 | 2007-12-13 | Daubenspeck Timothy H | Methods of forming solder connections and structure thereof |
US7951704B2 (en) * | 2008-05-06 | 2011-05-31 | Spansion Llc | Memory device peripheral interconnects and method of manufacturing |
US20110057315A1 (en) * | 2008-05-06 | 2011-03-10 | Shenqing Fang | Memory device peripheral interconnects |
US20090289369A1 (en) * | 2008-05-06 | 2009-11-26 | Shenqing Fang | Memory device peripheral interconnects and method of manufacturing |
US8441041B2 (en) | 2008-05-06 | 2013-05-14 | Spansion Llc | Memory device peripheral interconnects |
US10833013B2 (en) | 2008-05-06 | 2020-11-10 | Monterey Research, Llc | Memory device interconnects and method of manufacture |
US20110049722A1 (en) * | 2009-08-26 | 2011-03-03 | Chia-Chen Sun | Semiconductor Circuit Structure and Layout Method thereof |
US8624398B2 (en) * | 2009-08-26 | 2014-01-07 | United Microelectronics Corp. | Semiconductor circuit structure |
US8850370B2 (en) | 2009-08-26 | 2014-09-30 | United Microelectronics Corporation | Method of manufacturing semiconductor circuit structure |
US8847393B2 (en) | 2011-02-28 | 2014-09-30 | Freescale Semiconductor, Inc. | Vias between conductive layers to improve reliability |
EP2492960A3 (en) * | 2011-02-28 | 2014-08-13 | Freescale Semiconductor, Inc. | Vias between conductive layers to improve reliability |
US20130155636A1 (en) * | 2011-12-16 | 2013-06-20 | Changyok Park | Dummy through-silicon via capacitor |
US9343411B2 (en) * | 2013-01-29 | 2016-05-17 | Intel Corporation | Techniques for enhancing fracture resistance of interconnects |
US9691716B2 (en) | 2013-01-29 | 2017-06-27 | Intel Corporation | Techniques for enhancing fracture resistance of interconnects |
US20140210098A1 (en) * | 2013-01-29 | 2014-07-31 | Christopher J. Jezewski | Techniques for enhancing fracture resistance of interconnects |
US20150371947A1 (en) * | 2014-06-18 | 2015-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices, Packaging Devices, and Methods of Packaging Semiconductor Devices |
US20150371936A1 (en) * | 2014-06-18 | 2015-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device Packages, Packaging Methods, and Packaged Semiconductor Devices |
US9831214B2 (en) * | 2014-06-18 | 2017-11-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device packages, packaging methods, and packaged semiconductor devices |
US10177032B2 (en) * | 2014-06-18 | 2019-01-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices, packaging devices, and methods of packaging semiconductor devices |
US9941172B2 (en) | 2015-09-08 | 2018-04-10 | Samsung Electronics Co., Ltd. | Method for fabricating semiconductor device including a via hole in a mask pattern |
US11705395B2 (en) * | 2018-06-25 | 2023-07-18 | Intel Corporation | Core fill to reduce dishing and metal pillar fill to increase metal density of interconnects |
Also Published As
Publication number | Publication date |
---|---|
KR20060108601A (en) | 2006-10-18 |
US20070007658A1 (en) | 2007-01-11 |
TWI315542B (en) | 2009-10-01 |
KR100770486B1 (en) | 2007-10-25 |
JP2005064226A (en) | 2005-03-10 |
CN1581475B (en) | 2010-05-26 |
TW200507010A (en) | 2005-02-16 |
DE102004028925A1 (en) | 2005-04-28 |
KR20050018585A (en) | 2005-02-23 |
CN1581475A (en) | 2005-02-16 |
US7605085B2 (en) | 2009-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7605085B2 (en) | Method of manufacturing interconnecting structure with vias | |
US20210358841A1 (en) | Semiconductor device and manufacturing method thereof | |
US20060145295A1 (en) | Metal-insulator-metal (MIM) capacitor | |
US7517792B2 (en) | Semiconductor device having a multilayer interconnection structure, fabrication method thereof, and designing method thereof | |
US11594419B2 (en) | Reduction of line wiggling | |
JP2000228497A (en) | Fabrication of capacitor in semiconductor integrated device | |
JPWO2006046487A1 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US6746951B2 (en) | Bond pad of semiconductor device and method of fabricating the same | |
WO2018037667A1 (en) | Semiconductor device, image pickup device, and method for manufacturing semiconductor device | |
TWI485808B (en) | Semiconductor devices and methods of manufacture thereof | |
US7087350B2 (en) | Method for combining via patterns into a single mask | |
US20220359387A1 (en) | Structure and method of forming a semiconductor device with resistive elements | |
JP2005142351A (en) | Semiconductor device and its manufacturing method | |
JP4850891B2 (en) | Wiring structure manufacturing method | |
JP2007165505A (en) | Semiconductor device, and method of manufacturing same | |
KR100607363B1 (en) | Inter-Metal-Dielectric Layer Using Low-k Dielectric Material And Method for Same | |
CN102339791B (en) | Manufacture method of semiconductor device | |
KR100779793B1 (en) | Semiconductor device | |
JP2008124070A (en) | Semiconductor device | |
JP2004247337A (en) | Semiconductor device and its manufacturing method | |
JP2004172337A (en) | Semiconductor device and its manufacturing method | |
CN102361019A (en) | Method for manufacturing semiconductor device | |
KR100835423B1 (en) | Method for forming dual damascene pattern in semiconductor manufacturing process | |
JP2006324388A (en) | Semiconductor device and its manufacturing method | |
JPWO2006126536A1 (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOMITA, KAZUO;HASHIMOTO, KEIJI;NISHIOKA, YASUTAKA;AND OTHERS;REEL/FRAME:015047/0949;SIGNING DATES FROM 20040204 TO 20040212 Owner name: RENESAS TECHNOLOGY CORP., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOMITA, KAZUO;HASHIMOTO, KEIJI;NISHIOKA, YASUTAKA;AND OTHERS;REEL/FRAME:015047/0949;SIGNING DATES FROM 20040204 TO 20040212 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: PANASONIC CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021850/0800 Effective date: 20081001 Owner name: PANASONIC CORPORATION,JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021850/0800 Effective date: 20081001 |