US20050032247A1 - Method for making an integrated circuit comprising an active optical device having an energy band engineered superlattice - Google Patents

Method for making an integrated circuit comprising an active optical device having an energy band engineered superlattice Download PDF

Info

Publication number
US20050032247A1
US20050032247A1 US10/936,933 US93693304A US2005032247A1 US 20050032247 A1 US20050032247 A1 US 20050032247A1 US 93693304 A US93693304 A US 93693304A US 2005032247 A1 US2005032247 A1 US 2005032247A1
Authority
US
United States
Prior art keywords
superlattice
forming
layer
optical
base semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/936,933
Inventor
Robert Mears
Robert Stephenson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mears Technologies Inc
Original Assignee
RJ Mears LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/603,696 external-priority patent/US20040262594A1/en
Priority claimed from US10/603,621 external-priority patent/US20040266116A1/en
Priority claimed from US10/647,069 external-priority patent/US6897472B2/en
Priority to US10/936,933 priority Critical patent/US20050032247A1/en
Assigned to RJ MEARS, LLC reassignment RJ MEARS, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MEARS, ROBERT J., STEPHENSON, ROBERT JOHN
Application filed by RJ Mears LLC filed Critical RJ Mears LLC
Publication of US20050032247A1 publication Critical patent/US20050032247A1/en
Priority to JP2007531338A priority patent/JP2008512873A/en
Priority to PCT/US2005/032029 priority patent/WO2006031601A1/en
Priority to TW094130910A priority patent/TWI282172B/en
Priority to CA002579846A priority patent/CA2579846A1/en
Priority to AU2005285192A priority patent/AU2005285192A1/en
Priority to EP05796396A priority patent/EP1794805A1/en
Assigned to MEARS TECHNOLOGIES, INC. reassignment MEARS TECHNOLOGIES, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: RJ MEARS, LLC
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1054Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/15Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
    • H01L29/151Compositional structures
    • H01L29/152Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/15Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
    • H01L29/151Compositional structures
    • H01L29/152Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
    • H01L29/155Comprising only semiconductor materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's

Definitions

  • the present invention relates to the field of semiconductors, and, more particularly, to semiconductors having enhanced properties based upon energy band engineering and associated methods.
  • U.S. Pat. No. 6,472,685 B2 to Takagi discloses a semiconductor device including a silicon and carbon layer sandwiched between silicon layers so that the conduction band and valence band of the second silicon layer receive a tensile strain. Electrons having a smaller effective mass, and which have been induced by an electric field applied to the gate electrode, are confined in the second silicon layer, thus, an n-channel MOSFET is asserted to have a higher mobility.
  • U.S. Pat. No. 4,937,204 to Ishibashi et al. discloses a superlattice in which a plurality of layers, less than eight monolayers, and containing a fraction or a binary compound semiconductor layers, are alternately and epitaxially grown. The direction of main current flow is perpendicular to the layers of the superlattice.
  • U.S. Pat. No. 5,357,119 to Wang et al. discloses a Si—Ge short period superlattice with higher mobility achieved by reducing alloy scattering in the superlattice.
  • U.S. Pat. No. 5,683,934 to Candelaria discloses an enhanced mobility MOSFET including a channel layer comprising an alloy of silicon and a second material substitutionally present in the silicon lattice at a percentage that places the channel layer under tensile stress.
  • U.S. Pat. No. 5,216,262 to Tsu discloses a quantum well structure comprising two barrier regions and a thin epitaxially grown semiconductor layer sandwiched between the barriers.
  • Each barrier region consists of alternate layers of SiO 2 /Si with a thickness generally in a range of two to six monolayers. A much thicker section of silicon is sandwiched between the barriers.
  • An article entitled “Phenomena in silicon nanostructure devices” also to Tsu and published online Sep. 6, 2000 by Applied Physics and Materials Science & Processing, pp. 391-402 discloses a semiconductor-atomic superlattice (SAS) of silicon and oxygen.
  • the Si/O superlattice is disclosed as useful in a silicon quantum and light-emitting devices.
  • a green electroluminescence diode structure was constructed and tested. Current flow in the diode structure is vertical, that is, perpendicular to the layers of the SAS.
  • the disclosed SAS may include semiconductor layers separated by adsorbed species such as oxygen atoms, and CO molecules. The silicon growth beyond the adsorbed monolayer of oxygen is described as epitaxial with a fairly low defect density.
  • One SAS structure included a 1.1 nm thick silicon portion that is about eight atomic layers of silicon, and another structure had twice this thickness of silicon.
  • An article to Luo et al. entitled “Chemical Design of Direct-Gap Light-Emitting Silicon” published in Physical Review Letters, Vol. 89, No. 7 (Aug. 12, 2002) further discusses the light emitting SAS structures of Tsu.
  • APBG Aperiodic Photonic Band-Gap
  • material parameters for example, the location of band minima, effective mass, etc.
  • Other parameters such as electrical conductivity, thermal conductivity and dielectric permittivity or magnetic permeability are also disclosed as possible to be designed into the material.
  • a method for making an integrated circuit may include forming at least one active optical device including a superlattice.
  • the superlattice may include a plurality of stacked groups of layers. More particularly, each group of layers of the superlattice may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and an energy band-modifying layer thereon.
  • the energy-band modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions.
  • the method may further include forming a waveguide coupled to the at least one active optical device.
  • forming the at least one active optical device may include forming an optical transmitter, which may include forming an optical emission region comprising the superlattice and coupled to the waveguide, and forming at least one facet adjacent the optical emission region.
  • forming the at least one active optical device may include forming an optical receiver. More specifically, forming the optical receiver may include forming an optical detector region comprising the superlattice and coupled to the waveguide, and forming a light absorbing region adjacent the optical detector region for absorbing scattered light.
  • forming the waveguide may include forming a first layer including the superlattice on the semiconductor substrate, and forming a second layer on the first layer, such as an epitaxial silicon layer. Additionally, forming the first layer may include forming the superlattice to have an increased thickness adjacent at least one of the optical transmitter and the optical receiver.
  • the superlattice may have a common energy band structure therein, and the superlattice may have a higher charge carrier mobility than would otherwise be present without the at least one non-semiconductor monolayer.
  • each base semiconductor portion may comprise at least one of silicon and germanium, and each energy band-modifying layer may comprise oxygen.
  • each energy band-modifying layer may be a single monolayer thick, and each base semiconductor portion may be less than eight monolayers thick, for example.
  • the superlattice may also have a substantially direct energy bandgap, and it may further include a base semiconductor cap layer on an uppermost group of layers.
  • Each energy band-modifying layer may include a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen, for example.
  • FIG. 1 is a top plan view of an integrated circuit in accordance with the present invention including active optical devices and a waveguide having an energy band engineered superlattice.
  • FIG. 2A is a schematic cross-sectional view of the integrated circuit of FIG. 1 taken along line 2 - 2 .
  • FIG. 2B is an enlarged schematic cross-sectional view illustrating an alternate embodiment of the waveguide of the integrated circuit of FIG. 2A .
  • FIG. 3 is a cross-sectional end view of the integrated circuit of FIG. 1 taken along line 3 - 3 and illustrating the waveguide thereof.
  • FIG. 4 is a top plan view of an electronic device in accordance with the present invention including first and second integrated circuits each having an active optical element with an energy band engineered superlattice.
  • FIG. 5 is a schematic cross-sectional view of the electronic device of FIG. 4 taken along line 5 - 5 .
  • FIG. 6 is a schematic cross-sectional view illustrating the electronic device of FIG. 4 implemented in a multi-chip module.
  • FIG. 7 is a greatly enlarged schematic cross-sectional view of the superlattice material used in the integrated circuits of FIGS. 1 and 4 .
  • FIG. 8 is a perspective schematic atomic diagram of a portion of the superlattice material used in the integrated circuits of FIGS. 1 and 4 .
  • FIG. 9 is a greatly enlarged schematic cross-sectional view of another embodiment of a superlattice material that may be used in the integrated circuits of FIGS. 1 and 4 .
  • FIG. 10A is a graph of the calculated band structure from the gamma point (G) for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 7 and 8 .
  • FIG. 10B is a graph of the calculated band structure from the Z point for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 7 and 8 .
  • FIG. 10C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 9 .
  • FIGS. 11-13 are schematic cross-sectional views illustrating a method for making the integrated circuit of FIG. 1 .
  • FIGS. 14-15 are schematic cross-sectional views illustrating a method for making the electronic device of FIG. 4 .
  • FIGS. 16 and 17 are cross-sectional views illustrating alternate contact configurations for the optical detector region of the integrated circuit of FIG. 1 .
  • FIG. 18A is a top-plan view of another alternate contact configuration for the optical detector region of the integrated circuit of FIG. 1 .
  • FIG. 18B is a cross-sectional view of the optical detector of FIG. 18A taken along line 18 B- 18 B.
  • FIGS. 19A-19C are cross-sectional views illustrating alternate embodiments of the waveguide of FIG. 3 .
  • the present invention relates to controlling the properties of semiconductor materials at the atomic or molecular level to achieve improved performance within semiconductor devices. Further, the invention relates to the identification, creation, and use of improved materials for use in the conduction paths of semiconductor devices as well as in optical devices.
  • f is the Fermi-Dirac distribution
  • E F is the Fermi energy
  • T is the temperature
  • E(k,n) is the energy of an electron in the state corresponding to wave vector k and the n th energy band
  • the indices i and j refer to Cartesian coordinates x, y and z
  • the integrals are taken over the Brillouin zone (B.Z.)
  • the summations are taken over bands with energies above and below the Fermi energy for electrons and holes respectively.
  • Applicants' definition of the conductivity reciprocal effective mass tensor is such that a tensorial component of the conductivity of the material is greater for greater values of the corresponding component of the conductivity reciprocal effective mass tensor.
  • the superlattices described herein set the values of the conductivity reciprocal effective mass tensor so as to enhance the conductive properties of the material, such as typically for a preferred direction of charge carrier transport.
  • these superlattices also may advantageously be configured to provide direct band gaps and, thus, desired optical transmission characteristics.
  • the inverse of the appropriate tensor element is referred to as the conductivity effective mass.
  • the conductivity effective mass for electrons/holes as described above and calculated in the direction of intended carrier transport may be used to distinguish improved materials.
  • the integrated circuit 20 illustratively includes two active optical devices formed in a semiconductor substrate 21 (e.g., silicon).
  • the first active optical device is an optical transmitter 22
  • the second optical device is an optical receiver 23 .
  • a waveguide 24 is coupled between the optical transmitter 22 and the optical receiver 23 .
  • each of the optical transmitter 22 , optical receiver 23 , and waveguide 24 includes the superlattice material 25 , which will be described further below.
  • the superlattice material 25 is shown with stippling in FIG. 1 for clarity of illustration.
  • the superlattice material 25 need not be used in each of the optical transmitter 22 , optical receiver 23 , and waveguide 24 in all embodiments.
  • the superlattice material 25 may be used solely in the optical transmitter 22 and/or receiver 23 , or it may be used in the waveguide 24 with or without being used in either of the optical transmitter or receiver.
  • the superlattice material 25 may be used solely in the optical transmitter 22 and/or receiver 23 , or it may be used in the waveguide 24 with or without being used in either of the optical transmitter or receiver.
  • only a single optical transmitter 22 , optical receiver 23 , and waveguide 24 are shown for clarity of illustration, it will be appreciated by those skilled in the art that numerous such devices may be included within the integrated circuit 20 .
  • a single type of active optical device may be included in the semiconductor device 20 , and there may be one or more of such devices.
  • the superlattice material portion of the optical transmitter 22 defines an optical emission region of the optical transmitter which is coupled to the waveguide 24 .
  • the optical transmitter 22 also illustratively includes a pair of facets 26 a , 26 b and conductive contacts 27 (e.g., metal or silicide contacts) adjacent the optical emission region to define a laser light transmitter. It should be noted that, while the contacts 27 are not shown in section in FIG. 1 , they are hatched for clarity of illustration.
  • the optical emission region and facets 26 a , 26 b define an optical cavity that contains photons emitted when a voltage is applied across the contacts 27 .
  • the first facet 26 a is located on the side of the optical emission region opposite the waveguide 24 , and it is made to reflect the photons.
  • the facet 26 b is positioned between the optical emission region and the waveguide 24 , and it is made partially reflecting so that some radiation can escape from the cavity into the waveguide, as will be appreciated by those skilled in the art.
  • the optical transmitter 22 may be a light emitting diode (LED).
  • the superlattice material 25 defines an optical detector region which is illustratively coupled to the waveguide 24 .
  • the optical detector region receives the photons emitted from the optical emission region of the optical transmitter 22 via the waveguide 24 , which may then be detected as a voltage across top and bottom contacts 31 t , 31 b (e.g., metal or silicide contacts) coupled to the optical detector region.
  • the optical receiver 23 may further include a light absorbing region 28 which is doped in the substrate 21 adjacent the optical detector for absorbing scattered light, as will be appreciated by those skilled in the art.
  • the bottom contact 31 b may be a metal via which is electrically connected to the bottom portion of the superlattice 25 in the optical detection region through a doped contact region 32 .
  • a metal via which is electrically connected to the bottom portion of the superlattice 25 in the optical detection region through a doped contact region 32 .
  • numerous contact arrangements are possible for both the optical transmitter 22 and the optical receiver 23 (e.g., top/bottom, front-back, side contacts), depending upon the given implementation.
  • FIGS. 16-18 an optical detection region is illustrated in FIG. 16 in which the superlattice 25 is formed on a substrate 160 , and a plurality of back-to-back p-type and n-type regions 161 , 162 , respectively, are doped through the superlattice into the substrate.
  • the superlattice 25 is shown with dashed lines in the areas where doping has occurred for clarity of illustration.
  • Contacts 163 , 164 e.g., metal or silicide
  • the p-n regions 161 , 162 are reverse-biased and conduct when photons arrive in the depletion regions therebetween, creating charge carriers in the superlattice 25 , as will be appreciated by those skilled in the art.
  • Using a plurality of p-n regions advantageously allows more light to be captured, which may be desirable in certain embodiments where a relatively small thickness of the superlattice 25 is used.
  • FIG. 17 Another embodiment is illustrated in FIG. 17 , in which the superlattice 25 is formed on a substrate 170 having a first conductivity type (e.g., n-type).
  • a top cap layer 52 of the superlattice 25 which is described further below, is implanted with an impurity of a second conductivity type (e.g., p-type).
  • a contact region 172 of the first conductivity type is doped through the superlattice 25 to the substrate 170 , which provides a bottom contact to the superlattice.
  • a contact 173 is formed on the cap layer 52 to provide a top contact for the superlattice 25 , and a contact 174 is also formed on the contact region 172 .
  • FIGS. 18A and 18B Yet another embodiment is illustrated in FIGS. 18A and 18B , in which a p-type contact region 181 and an n-type contact region 182 are formed in a substrate 180 (e.g., n-type) in parallel with the path light travels through the superlattice 25 , as shown with a dashed arrow in FIG. 18A .
  • contact regions 183 and 184 are respectively formed on the p and n-type contact regions 181 , 182 .
  • the contact regions may advantageously be configured in numerous ways relative to the given orientation of the superlattice 25 and the direction of light propagation depending upon the particular implementation. Generally speaking, it is desirable to minimize the distance that light has to pass through the doped regions to avoid signal loss, as will be appreciated by those skilled in the art. Also, while the foregoing contact configurations were described with reference to optical receivers, it will be appreciated that they may be used for optical transmitters as well.
  • the superlattice 25 is shown as being substantially lateral or parallel to the upper surface of the substrate in the above-noted embodiments, the superlattice may also be substantially vertically oriented (i.e., perpendicular to the upper surface of the substrate) in other embodiments, for example, and the contact regions configured accordingly. Further details regarding vertical implementations of the superlattice 25 in semiconductor devices is provided in co-pending application entitled SEMICONDUCTOR DEVICE COMPRISING A VERTICAL SUPERLATTICE STRUCTURE, attorney docket number 62651.
  • the waveguide 24 transports the photons generated by the optical transmitter 22 to the optical receiver 23 .
  • the waveguide 24 is a rib waveguide including an upper layer 29 on the superlattice material 25 defining a rib 33 .
  • the layer 29 may be an epitaxial silicon layer (or layers) grown on top of the superlattice 25 (or it could be the cap layer of the superlattice).
  • it may be desirable to increase the thickness of the superlattice material 25 adjacent the optical transmitter 22 and/or optical receiver 23 to facilitate alignment of the various components, as shown in the enlarged view of FIG. 2B .
  • FIG. 3 A cross-sectional view of the rib waveguide 24 is illustrated in FIG. 3 .
  • the light transmission field 34 is shown with dashes and extends within the rib 33 , layer 29 , and into the superlattice 25 .
  • the superlattice 25 of the waveguide 24 may be about 500 nm in thickness, while the layer 29 and rib 33 may be about 2 to 4 ⁇ m thick, although other dimensions may also be used.
  • FIG. 19A Another similar waveguide 24 ′ is illustrated in FIG. 19A .
  • the waveguide 24 ′ is also a rib waveguide, but rather than being formed directly on the substrate 21 ′ it is instead formed on an insulating layer 190 ′ (e.g., silicon dioxide) to provide a silicon-on-insulator (SOI) implementation, as will be appreciated by those skilled in the art.
  • SOI silicon-on-insulator
  • FIG. 19B Another SOI rib waveguide 24 ′′ is illustrated in FIG. 19B .
  • p+ and n+ regions 191 ′′, 192 ′′ are included for biasing the superlattice 25 ′′, which extends therebetween.
  • FIG. 19C Yet another exemplary waveguide embodiment is illustrated in FIG. 19C .
  • the waveguide 24 ′′′ is a ridge waveguide, where the ridge is made up a vertical stack of top and bottom semiconductor (e.g., silicon or germanium) layers 193 ′′′, 194 ′′′ with the superlattice 25 ′′′ therebetween.
  • the ridge may optionally be formed on the insulating layer 190 ′′′, if desired.
  • a single optical transmitter 22 could be used to distribute clock and/or data signals optically to numerous other components of the integrated circuit 20 .
  • the waveguide 24 may be configured in a network, such as an H-tree network, to distribute clock and/or data signals to a plurality of optical receivers 23 distributed throughout the integrated circuit 20 , as will be appreciated by those skilled in the art.
  • the waveguide 24 including the superlattice 25 may also advantageously be used for providing voltage isolation between components, i.e., as an opto-isolator. This may be particularly important where high voltage components are included in the integrated circuit 20 .
  • an electronic device 60 ′ illustratively includes a first integrated circuit 20 a ′ having an optical transmitter 22 ′, and a second integrated circuit 20 b ′ having an optical receiver 23 ′.
  • the optical transmitter 22 ′ includes an optical emission region defined by the superlattice 25 a ′ and contacts 27 ′ coupled thereto.
  • the optical emission region is positioned adjacent an edge of the integrated circuit 20 a ′ to provide an edge emitting device as shown.
  • the first and second integrated circuits 20 a ′, 20 b ′ are positioned relative to one another so that the optical transmitter 22 ′ and optical receiver 23 ′ are aligned to establish an optical communications link therebetween.
  • the optical communications link is a free space optical (FSO) communications link, as shown.
  • FSO free space optical
  • a waveguide or other optical elements/devices may also be coupled in the optical path between the optical transmitter 22 ′ and optical receiver 23 ′ in certain embodiments, if desired.
  • the optical transmitter 22 ′ may be a vertical surface emitting device.
  • Various optical elements/devices may also be used with such a surface emitting configuration, such as a hologram grating and/or mirror, for example, as will be appreciated by those skilled in the art.
  • the electronic device 60 ′ may be implemented in a multi-chip module 61 ′ ( FIG. 6 ), as will be appreciated by those skilled in the art, although other configurations may also be used.
  • the superlattice 25 for use in the integrated circuit 20 is now further described.
  • the materials/structures used to form the superlattice 25 may be formed using known techniques of atomic or molecular layer deposition.
  • the superlattice 25 includes a plurality of layer groups 45 a - 45 n arranged in stacked relation, as perhaps best understood with specific reference to the schematic cross-sectional view of FIG. 7 .
  • Each group of layers 45 a - 45 n of the superlattice 25 illustratively includes a plurality of stacked base semiconductor monolayers 46 defining a respective base semiconductor portion 46 a - 46 n and an energy band-modifying layer 50 thereon.
  • the energy band-modifying layers 50 are indicated by stippling in FIG. 7 for clarity of illustration.
  • the energy-band modifying layer 50 illustratively includes one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. In other embodiments, more than one such monolayer may be possible. It should be noted that reference herein to a non-semiconductor/semiconductor monolayer means that the material used for the monolayer would be a non-semiconductor/semiconductor if formed in bulk. That is, a single monolayer of material, such as a semiconductor, may not necessarily exhibit the same properties that it would if formed in bulk or in a relatively thick layer, as will be appreciated by those skilled in the art.
  • energy band-modifying layers 50 and adjacent base semiconductor portions 46 a - 46 n cause the superlattice 25 to have a lower appropriate conductivity effective mass for the charge carriers in the parallel layer direction than would otherwise be present. Considered another way, this parallel direction is orthogonal to the stacking direction.
  • the band modifying layers 50 may also cause the superlattice 25 to have a common energy band structure.
  • the superlattice 25 may have a substantially direct energy bandgap, which is particularly advantageous for opto-electronic devices, as discussed further below.
  • transportation of charge carriers through the superlattice is in a parallel direction relative to the layers of the stacked groups 45 a - 45 n.
  • the superlattice 25 also illustratively includes a cap layer 52 on an upper layer group 45 n .
  • the cap layer 52 may comprise a plurality of base semiconductor monolayers 46 .
  • the cap layer 52 may have between 2 to 100 monolayers of the base semiconductor, and, more preferably between 10 to 50 monolayers.
  • Each base semiconductor portion 46 a - 46 n may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors.
  • Group IV semiconductors also includes Group IV-IV semiconductors, as will be appreciated by those skilled in the art.
  • the base semiconductor material may comprise at least one of silicon and germanium, for example
  • Each energy band-modifying layer 50 may comprise a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen, for example.
  • the non-semiconductor is also desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing.
  • the non-semiconductor may be another inorganic or organic element or compound that is compatible with the given semiconductor processing as will be appreciated by those skilled in the art.
  • the term monolayer is meant to include a single atomic layer and also a single molecular layer.
  • the energy band-modifying layer 50 provided by a single monolayer is also meant to include a monolayer wherein not all of the possible sites are occupied.
  • a 4/1 repeating structure is illustrated for silicon as the base semiconductor material, and oxygen as the energy band-modifying material. Only half of the possible sites for oxygen are occupied. In other embodiments and/or with different materials this one half occupation would not necessarily be the case, as will be appreciated by those skilled in the art.
  • a preferred occupation range is from about one-eighth to one-half of the possible oxygen sites being full, although other numbers may be used in certain embodiments.
  • Silicon and oxygen are currently widely used in conventional semiconductor processing, and, hence, manufacturers will be readily able to use these materials as described herein.
  • Atomic or monolayer deposition is also now widely used. Accordingly, semiconductor devices incorporating the superlattice 25 in accordance with the invention may be readily adopted and implemented, as will be appreciated by those skilled in the art.
  • the number of silicon monolayers should desirably be seven or less so that the energy band of the superlattice is common or relatively uniform throughout to achieve the desired advantages.
  • the 4/1 repeating structure shown in FIGS. 7 and 8 for Si/O has been modeled to indicate an enhanced mobility for electrons and holes in the X direction.
  • the calculated conductivity effective mass for electrons is 0.26
  • the 4/1 SiO superlattice in the X direction it is 0.12, resulting in a ratio of 0.46.
  • the calculation for holes yields values of 0.36 for bulk silicon and 0.16 for the 4/1 Si/O superlattice, resulting in a ratio of 0.44.
  • While such a directionally preferential feature may be desired in certain semiconductor devices, other devices may benefit from a more uniform increase in mobility in any direction parallel to the groups of layers. It may also be beneficial to have an increased mobility for both electrons or holes, or just one of these types of charge carriers as will be appreciated by those skilled in the art.
  • the lower conductivity effective mass for the 4/1 Si/O embodiment of the superlattice 25 may be less than two-thirds the conductivity effective mass than would otherwise occur, and this applies for both electrons and holes.
  • the superlattice 25 may further comprise at least one type of conductivity dopant therein, as will also be appreciated by those skilled in the art.
  • FIG. 9 another embodiment of a superlattice 25 ′ in accordance with the invention having different properties is now described.
  • a repeating pattern of 3/1/5/1 is illustrated. More particularly, the lowest base semiconductor portion 46 a ′ has three monolayers, and the second lowest base semiconductor portion 46 b ′ has five monolayers. This pattern repeats throughout the superlattice 25 ′.
  • the energy band-modifying layers 50 ′ may each include a single monolayer.
  • the enhancement of charge carrier mobility is independent of orientation in the plane of the layers.
  • all of the base semiconductor portions of a superlattice may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick. In still other embodiments, all of the base semiconductor portions may be a different number of monolayers thick.
  • FIGS. 10A-10C band structures calculated using Density Functional Theory (DFT) are presented. It is well known in the art that DFT underestimates the absolute value of the bandgap. Hence all bands above the gap may be shifted by an appropriate “scissors correction.” However the shape of the band is known to be much more reliable. The vertical energy axes should be interpreted in this light.
  • DFT Density Functional Theory
  • FIG. 10A shows the calculated band structure from the gamma point (G) for both bulk silicon (represented by continuous lines) and for the 4/1 Si/O superlattice 25 as shown in FIGS. 7 and 8 (represented by dotted lines).
  • the directions refer to the unit cell of the 4/1 Si/O structure and not to the conventional unit cell of Si, although the (001) direction in the figure does correspond to the (001) direction of the conventional unit cell of Si, and, hence, shows the expected location of the Si conduction band minimum.
  • the (100) and (010) directions in the figure correspond to the (110) and ( ⁇ 110) directions of the conventional Si unit cell.
  • the bands of Si on the figure are folded to represent them on the appropriate reciprocal lattice directions for the 4/1 Si/O structure.
  • the conduction band minimum for the 4/1 Si/O structure is located at the gamma point in contrast to bulk silicon (Si), whereas the valence band minimum occurs at the edge of the Brillouin zone in the (001) direction which we refer to as the Z point.
  • the greater curvature of the conduction band minimum for the 4/1 Si/O structure compared to the curvature of the conduction band minimum for Si owing to the band splitting due to the perturbation introduced by the additional oxygen layer.
  • FIG. 10B shows the calculated band structure from the Z point for both bulk silicon (continuous lines) and for the 4/1 Si/O superlattice 25 (dotted lines). This figure illustrates the enhanced curvature of the valence band in the (100) direction.
  • the appropriate comparison and discrimination may be made via the conductivity reciprocal effective mass tensor calculation. This leads Applicants to further theorize that the 5/1/3/1 superlattice 25 ′ should be substantially direct bandgap.
  • the appropriate matrix element for optical transition is another indicator of the distinction between direct and indirect bandgap behavior, and thus may be used to distinguish improved materials.
  • the semiconductor substrate 21 is etched to form a superlattice material 25 deposition region and the contact region 32 is doped.
  • the superlattice 25 is then deposited in the etched region as described above.
  • the superlattice 25 may be deposited on the surface of the substrate 21 without etching, as will be appreciated by those skilled in the art.
  • the epitaxial silicon layer 29 and rib 33 may then be formed on the superlattice material 25 and patterned, as shown in FIG. 13 . More particularly, the epitaxial silicon layer may be patterned as part of the facet 26 a , 26 b formation process.
  • the light absorbing region 28 may then be doped in the substrate 21 adjacent the portion of the superlattice 25 that is to define the optical detection region, and the contacts 27 , 31 t , 31 b may be formed to provide the semiconductor 20 illustrated in FIGS. 1 and 2 .
  • the light absorbing region 28 may in some cases be doped before the superlattice material 25 is deposited or the facets 26 a , 26 b are formed.
  • FIGS. 14-15 A method for making the electronic device 60 ′ illustrated in FIGS. 4 and 5 is now described with reference to FIGS. 14-15 . While the substrates 21 a ′, 21 b ′ are shown side-by-side for clarity of illustration in these figures, it will be appreciated that these substrates need not necessarily be processed simultaneously (i.e., the integrated circuits 20 a ′, 20 b ′ may be formed separately). However, in some embodiments it may be possible to form the device on a single substrate, similar to the steps described above with reference to FIGS. 10-12 , and then divide the completed device into the two integrated circuits 20 a ′, 20 b ′ to form the electronic device 60 ′.
  • the substrates 21 a ′, 21 b ′ are etched to form superlattice deposition regions and the contact region 32 ′ is doped, as discussed above.
  • the superlattice portions 25 a ′, 25 b ′ are formed therein, as discussed above.
  • the light absorbing region 28 ′ may then be doped, and the contacts 27 ′, 31 t ′, 31 b ′ are formed to complete the integrated circuits 20 a ′, 20 b ′.
  • conventional semiconductor processing techniques may be used for the above-noted steps, and various steps may also be performed in different orders in different embodiments, as will be appreciated by those skilled in the art.

Abstract

A method for making an integrated circuit may include forming at least one active optical device including a superlattice including a plurality of stacked groups of layers. Each group of layers of the superlattice may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and an energy band-modifying layer thereon. The energy-band modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. The method may further include forming a waveguide coupled to the at least one active optical device.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation-in-part of U.S. patent application Ser. No. 10/647,069 filed Aug. 22, 2003, which in turn is a continuation-in-part of U.S. patent application Ser. Nos. 10/603,696 and 10/603,621, both filed on Jun. 26, 2003, the entire disclosures of which are hereby incorporated by reference herein.
  • FIELD OF THE INVENTION
  • The present invention relates to the field of semiconductors, and, more particularly, to semiconductors having enhanced properties based upon energy band engineering and associated methods.
  • BACKGROUND OF THE INVENTION
  • Structures and techniques have been proposed to enhance the performance of semiconductor devices, such as by enhancing the mobility of the charge carriers. For example, U.S. Patent Application No. 2003/0057416 to Currie et al. discloses strained material layers of silicon, silicon-germanium, and relaxed silicon and also including impurity-free zones that would otherwise cause performance degradation. The resulting biaxial strain in the upper silicon layer alters the carrier mobilities enabling higher speed and/or lower power devices. Published U.S. Patent Application No. 2003/0034529 to Fitzgerald et al. discloses a CMOS inverter also based upon similar strained silicon technology.
  • U.S. Pat. No. 6,472,685 B2 to Takagi discloses a semiconductor device including a silicon and carbon layer sandwiched between silicon layers so that the conduction band and valence band of the second silicon layer receive a tensile strain. Electrons having a smaller effective mass, and which have been induced by an electric field applied to the gate electrode, are confined in the second silicon layer, thus, an n-channel MOSFET is asserted to have a higher mobility.
  • U.S. Pat. No. 4,937,204 to Ishibashi et al. discloses a superlattice in which a plurality of layers, less than eight monolayers, and containing a fraction or a binary compound semiconductor layers, are alternately and epitaxially grown. The direction of main current flow is perpendicular to the layers of the superlattice.
  • U.S. Pat. No. 5,357,119 to Wang et al. discloses a Si—Ge short period superlattice with higher mobility achieved by reducing alloy scattering in the superlattice. Along these lines, U.S. Pat. No. 5,683,934 to Candelaria discloses an enhanced mobility MOSFET including a channel layer comprising an alloy of silicon and a second material substitutionally present in the silicon lattice at a percentage that places the channel layer under tensile stress.
  • U.S. Pat. No. 5,216,262 to Tsu discloses a quantum well structure comprising two barrier regions and a thin epitaxially grown semiconductor layer sandwiched between the barriers. Each barrier region consists of alternate layers of SiO2/Si with a thickness generally in a range of two to six monolayers. A much thicker section of silicon is sandwiched between the barriers.
  • An article entitled “Phenomena in silicon nanostructure devices” also to Tsu and published online Sep. 6, 2000 by Applied Physics and Materials Science & Processing, pp. 391-402 discloses a semiconductor-atomic superlattice (SAS) of silicon and oxygen. The Si/O superlattice is disclosed as useful in a silicon quantum and light-emitting devices. In particular, a green electroluminescence diode structure was constructed and tested. Current flow in the diode structure is vertical, that is, perpendicular to the layers of the SAS. The disclosed SAS may include semiconductor layers separated by adsorbed species such as oxygen atoms, and CO molecules. The silicon growth beyond the adsorbed monolayer of oxygen is described as epitaxial with a fairly low defect density. One SAS structure included a 1.1 nm thick silicon portion that is about eight atomic layers of silicon, and another structure had twice this thickness of silicon. An article to Luo et al. entitled “Chemical Design of Direct-Gap Light-Emitting Silicon” published in Physical Review Letters, Vol. 89, No. 7 (Aug. 12, 2002) further discusses the light emitting SAS structures of Tsu.
  • Published International Application WO 02/103,767 A1 to Wang, Tsu and Lofgren, discloses a barrier building block of thin silicon and oxygen, carbon, nitrogen, phosphorous, antimony, arsenic or hydrogen to thereby reduce current flowing vertically through the lattice more than four orders of magnitude. The insulating layer/barrier layer allows for low defect epitaxial silicon to be deposited next to the insulating layer.
  • Published Great Britain Patent Application 2,347,520 to Mears et al. discloses that principles of Aperiodic Photonic Band-Gap (APBG) structures may be adapted for electronic bandgap engineering. In particular, the application discloses that material parameters, for example, the location of band minima, effective mass, etc., can be tailored to yield new aperiodic materials with desirable band-structure characteristics. Other parameters, such as electrical conductivity, thermal conductivity and dielectric permittivity or magnetic permeability are also disclosed as possible to be designed into the material.
  • Despite considerable efforts at materials engineering to increase the mobility of charge carriers and provide enhanced optical characteristics in semiconductor devices, there is still a need for greater improvements.
  • SUMMARY OF THE INVENTION
  • In view of the foregoing background, it is therefore an object of the present invention to provide a method for making an integrated circuit including one or more active optical devices with enhanced energy band engineered materials.
  • This and other objects, features, and advantages in accordance with the present invention are provided by a method for making an integrated circuit which may include forming at least one active optical device including a superlattice. The superlattice may include a plurality of stacked groups of layers. More particularly, each group of layers of the superlattice may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and an energy band-modifying layer thereon. The energy-band modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. The method may further include forming a waveguide coupled to the at least one active optical device.
  • In addition, forming the at least one active optical device may include forming an optical transmitter, which may include forming an optical emission region comprising the superlattice and coupled to the waveguide, and forming at least one facet adjacent the optical emission region. Also, forming the at least one active optical device may include forming an optical receiver. More specifically, forming the optical receiver may include forming an optical detector region comprising the superlattice and coupled to the waveguide, and forming a light absorbing region adjacent the optical detector region for absorbing scattered light.
  • Furthermore, forming the waveguide may include forming a first layer including the superlattice on the semiconductor substrate, and forming a second layer on the first layer, such as an epitaxial silicon layer. Additionally, forming the first layer may include forming the superlattice to have an increased thickness adjacent at least one of the optical transmitter and the optical receiver.
  • The superlattice may have a common energy band structure therein, and the superlattice may have a higher charge carrier mobility than would otherwise be present without the at least one non-semiconductor monolayer. By way of example, each base semiconductor portion may comprise at least one of silicon and germanium, and each energy band-modifying layer may comprise oxygen.
  • Additionally, each energy band-modifying layer may be a single monolayer thick, and each base semiconductor portion may be less than eight monolayers thick, for example. The superlattice may also have a substantially direct energy bandgap, and it may further include a base semiconductor cap layer on an uppermost group of layers. Each energy band-modifying layer may include a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen, for example.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a top plan view of an integrated circuit in accordance with the present invention including active optical devices and a waveguide having an energy band engineered superlattice.
  • FIG. 2A is a schematic cross-sectional view of the integrated circuit of FIG. 1 taken along line 2-2.
  • FIG. 2B is an enlarged schematic cross-sectional view illustrating an alternate embodiment of the waveguide of the integrated circuit of FIG. 2A.
  • FIG. 3 is a cross-sectional end view of the integrated circuit of FIG. 1 taken along line 3-3 and illustrating the waveguide thereof.
  • FIG. 4 is a top plan view of an electronic device in accordance with the present invention including first and second integrated circuits each having an active optical element with an energy band engineered superlattice.
  • FIG. 5 is a schematic cross-sectional view of the electronic device of FIG. 4 taken along line 5-5.
  • FIG. 6 is a schematic cross-sectional view illustrating the electronic device of FIG. 4 implemented in a multi-chip module.
  • FIG. 7 is a greatly enlarged schematic cross-sectional view of the superlattice material used in the integrated circuits of FIGS. 1 and 4.
  • FIG. 8 is a perspective schematic atomic diagram of a portion of the superlattice material used in the integrated circuits of FIGS. 1 and 4.
  • FIG. 9 is a greatly enlarged schematic cross-sectional view of another embodiment of a superlattice material that may be used in the integrated circuits of FIGS. 1 and 4.
  • FIG. 10A is a graph of the calculated band structure from the gamma point (G) for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 7 and 8.
  • FIG. 10B is a graph of the calculated band structure from the Z point for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 7 and 8.
  • FIG. 10C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 9.
  • FIGS. 11-13 are schematic cross-sectional views illustrating a method for making the integrated circuit of FIG. 1.
  • FIGS. 14-15 are schematic cross-sectional views illustrating a method for making the electronic device of FIG. 4.
  • FIGS. 16 and 17 are cross-sectional views illustrating alternate contact configurations for the optical detector region of the integrated circuit of FIG. 1.
  • FIG. 18A is a top-plan view of another alternate contact configuration for the optical detector region of the integrated circuit of FIG. 1.
  • FIG. 18B is a cross-sectional view of the optical detector of FIG. 18A taken along line 18B-18B.
  • FIGS. 19A-19C are cross-sectional views illustrating alternate embodiments of the waveguide of FIG. 3.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout, and prime and multiple prime notation are used to indicate similar elements in alternate embodiments.
  • The present invention relates to controlling the properties of semiconductor materials at the atomic or molecular level to achieve improved performance within semiconductor devices. Further, the invention relates to the identification, creation, and use of improved materials for use in the conduction paths of semiconductor devices as well as in optical devices.
  • Applicants theorize, without wishing to be bound thereto, that certain superlattices as described herein reduce the effective mass of charge carriers and that this thereby leads to higher charge carrier mobility. Effective mass is described with various definitions in the literature. As a measure of the improvement in effective mass Applicants use a “conductivity reciprocal effective mass tensor”, Me −1 and Mh −1 for electrons and holes respectively, defined as: M e , ij - 1 ( E F , T ) = E > E F B . Z . ( k E ( k , n ) ) i ( k E ( k , n ) ) j f ( E ( k , n ) , E F , T ) E 3 k E > E F B . Z . f ( E ( k , n ) , E F , T ) 3 k
    for electrons and: M h , ij - 1 ( E F , T ) = E > E F B . Z . ( k E ( k , n ) ) i ( k E ( k , n ) ) j f ( E ( k , n ) , E F , T ) E 3 k E > E F B . Z . ( 1 - f ( E ( k , n ) , E F , T ) 3 k
    for holes, where f is the Fermi-Dirac distribution, EF is the Fermi energy, T is the temperature, E(k,n) is the energy of an electron in the state corresponding to wave vector k and the nth energy band, the indices i and j refer to Cartesian coordinates x, y and z, the integrals are taken over the Brillouin zone (B.Z.), and the summations are taken over bands with energies above and below the Fermi energy for electrons and holes respectively.
  • Applicants' definition of the conductivity reciprocal effective mass tensor is such that a tensorial component of the conductivity of the material is greater for greater values of the corresponding component of the conductivity reciprocal effective mass tensor. Again Applicants theorize without wishing to be bound thereto that the superlattices described herein set the values of the conductivity reciprocal effective mass tensor so as to enhance the conductive properties of the material, such as typically for a preferred direction of charge carrier transport. Moreover, these superlattices also may advantageously be configured to provide direct band gaps and, thus, desired optical transmission characteristics.
  • The inverse of the appropriate tensor element is referred to as the conductivity effective mass. In other words, to characterize semiconductor material structures, the conductivity effective mass for electrons/holes as described above and calculated in the direction of intended carrier transport may be used to distinguish improved materials.
  • Using the above-described measures, one can select materials having improved band structures for specific purposes. One such example would be a superlattice 25 material for use in optical elements in a semiconductor device, such as the integrated circuit 20 illustrated in FIGS. 1 and 2A. The integrated circuit 20 illustratively includes two active optical devices formed in a semiconductor substrate 21 (e.g., silicon). The first active optical device is an optical transmitter 22, and the second optical device is an optical receiver 23. Furthermore, a waveguide 24 is coupled between the optical transmitter 22 and the optical receiver 23. In the illustrated embodiment, each of the optical transmitter 22, optical receiver 23, and waveguide 24 includes the superlattice material 25, which will be described further below. The superlattice material 25 is shown with stippling in FIG. 1 for clarity of illustration.
  • It should be noted that the superlattice material 25 need not be used in each of the optical transmitter 22, optical receiver 23, and waveguide 24 in all embodiments. For example, the superlattice material 25 may be used solely in the optical transmitter 22 and/or receiver 23, or it may be used in the waveguide 24 with or without being used in either of the optical transmitter or receiver. Furthermore, while only a single optical transmitter 22, optical receiver 23, and waveguide 24 are shown for clarity of illustration, it will be appreciated by those skilled in the art that numerous such devices may be included within the integrated circuit 20. On the other hand, in some embodiments a single type of active optical device may be included in the semiconductor device 20, and there may be one or more of such devices.
  • In the illustrated embodiment, the superlattice material portion of the optical transmitter 22 defines an optical emission region of the optical transmitter which is coupled to the waveguide 24. The optical transmitter 22 also illustratively includes a pair of facets 26 a, 26 b and conductive contacts 27 (e.g., metal or silicide contacts) adjacent the optical emission region to define a laser light transmitter. It should be noted that, while the contacts 27 are not shown in section in FIG. 1, they are hatched for clarity of illustration.
  • More particularly, the optical emission region and facets 26 a, 26 b define an optical cavity that contains photons emitted when a voltage is applied across the contacts 27. The first facet 26 a is located on the side of the optical emission region opposite the waveguide 24, and it is made to reflect the photons. The facet 26 b, on the other hand, is positioned between the optical emission region and the waveguide 24, and it is made partially reflecting so that some radiation can escape from the cavity into the waveguide, as will be appreciated by those skilled in the art. It should be noted that various other optical transmission configurations may be used. By way of example, the optical transmitter 22 may be a light emitting diode (LED).
  • In the optical receiver 23, the superlattice material 25 defines an optical detector region which is illustratively coupled to the waveguide 24. The optical detector region receives the photons emitted from the optical emission region of the optical transmitter 22 via the waveguide 24, which may then be detected as a voltage across top and bottom contacts 31 t, 31 b (e.g., metal or silicide contacts) coupled to the optical detector region. Moreover, if desired, the optical receiver 23 may further include a light absorbing region 28 which is doped in the substrate 21 adjacent the optical detector for absorbing scattered light, as will be appreciated by those skilled in the art.
  • The bottom contact 31 b may be a metal via which is electrically connected to the bottom portion of the superlattice 25 in the optical detection region through a doped contact region 32. However, those skilled in the art will appreciate that numerous contact arrangements are possible for both the optical transmitter 22 and the optical receiver 23 (e.g., top/bottom, front-back, side contacts), depending upon the given implementation.
  • By way of example, several additional contact configurations are illustrated in FIGS. 16-18. More particularly, an optical detection region is illustrated in FIG. 16 in which the superlattice 25 is formed on a substrate 160, and a plurality of back-to-back p-type and n- type regions 161, 162, respectively, are doped through the superlattice into the substrate. The superlattice 25 is shown with dashed lines in the areas where doping has occurred for clarity of illustration. Contacts 163, 164 (e.g., metal or silicide) are respectively formed on the top of the p-type and n- type regions 161, 162. In operation, the p-n regions 161, 162 are reverse-biased and conduct when photons arrive in the depletion regions therebetween, creating charge carriers in the superlattice 25, as will be appreciated by those skilled in the art. Using a plurality of p-n regions advantageously allows more light to be captured, which may be desirable in certain embodiments where a relatively small thickness of the superlattice 25 is used.
  • Another embodiment is illustrated in FIG. 17, in which the superlattice 25 is formed on a substrate 170 having a first conductivity type (e.g., n-type). A top cap layer 52 of the superlattice 25, which is described further below, is implanted with an impurity of a second conductivity type (e.g., p-type). Further, a contact region 172 of the first conductivity type is doped through the superlattice 25 to the substrate 170, which provides a bottom contact to the superlattice. A contact 173 is formed on the cap layer 52 to provide a top contact for the superlattice 25, and a contact 174 is also formed on the contact region 172.
  • Yet another embodiment is illustrated in FIGS. 18A and 18B, in which a p-type contact region 181 and an n-type contact region 182 are formed in a substrate 180 (e.g., n-type) in parallel with the path light travels through the superlattice 25, as shown with a dashed arrow in FIG. 18A. Again, contact regions 183 and 184 are respectively formed on the p and n- type contact regions 181, 182.
  • From the foregoing it will be appreciated by those skilled in the art that the contact regions may advantageously be configured in numerous ways relative to the given orientation of the superlattice 25 and the direction of light propagation depending upon the particular implementation. Generally speaking, it is desirable to minimize the distance that light has to pass through the doped regions to avoid signal loss, as will be appreciated by those skilled in the art. Also, while the foregoing contact configurations were described with reference to optical receivers, it will be appreciated that they may be used for optical transmitters as well.
  • While the superlattice 25 is shown as being substantially lateral or parallel to the upper surface of the substrate in the above-noted embodiments, the superlattice may also be substantially vertically oriented (i.e., perpendicular to the upper surface of the substrate) in other embodiments, for example, and the contact regions configured accordingly. Further details regarding vertical implementations of the superlattice 25 in semiconductor devices is provided in co-pending application entitled SEMICONDUCTOR DEVICE COMPRISING A VERTICAL SUPERLATTICE STRUCTURE, attorney docket number 62651.
  • As noted above, the waveguide 24 transports the photons generated by the optical transmitter 22 to the optical receiver 23. In the embodiment illustrated in FIG. 1, the waveguide 24 is a rib waveguide including an upper layer 29 on the superlattice material 25 defining a rib 33. By way of example, the layer 29 may be an epitaxial silicon layer (or layers) grown on top of the superlattice 25 (or it could be the cap layer of the superlattice). In certain embodiments, it may be desirable to increase the thickness of the superlattice material 25 adjacent the optical transmitter 22 and/or optical receiver 23 to facilitate alignment of the various components, as shown in the enlarged view of FIG. 2B.
  • A cross-sectional view of the rib waveguide 24 is illustrated in FIG. 3. The light transmission field 34 is shown with dashes and extends within the rib 33, layer 29, and into the superlattice 25. For the illustrated example, the superlattice 25 of the waveguide 24 may be about 500 nm in thickness, while the layer 29 and rib 33 may be about 2 to 4 μm thick, although other dimensions may also be used.
  • Another similar waveguide 24′ is illustrated in FIG. 19A. The waveguide 24′ is also a rib waveguide, but rather than being formed directly on the substrate 21′ it is instead formed on an insulating layer 190′ (e.g., silicon dioxide) to provide a silicon-on-insulator (SOI) implementation, as will be appreciated by those skilled in the art. Another SOI rib waveguide 24″ is illustrated in FIG. 19B. Here, p+ and n+ regions 191″, 192″ are included for biasing the superlattice 25″, which extends therebetween. Yet another exemplary waveguide embodiment is illustrated in FIG. 19C. The waveguide 24′″ is a ridge waveguide, where the ridge is made up a vertical stack of top and bottom semiconductor (e.g., silicon or germanium) layers 193′″, 194′″ with the superlattice 25′″ therebetween. The ridge may optionally be formed on the insulating layer 190′″, if desired.
  • It will be appreciated by those skilled in the art that numerous configurations of elements may be used to provide different features in different embodiments. For example, a single optical transmitter 22 could be used to distribute clock and/or data signals optically to numerous other components of the integrated circuit 20. For example, the waveguide 24 may be configured in a network, such as an H-tree network, to distribute clock and/or data signals to a plurality of optical receivers 23 distributed throughout the integrated circuit 20, as will be appreciated by those skilled in the art. Moreover, the waveguide 24 including the superlattice 25 may also advantageously be used for providing voltage isolation between components, i.e., as an opto-isolator. This may be particularly important where high voltage components are included in the integrated circuit 20.
  • While the integrated circuit 20 advantageously provides “on-chip” optical communications between the optical transmitter 22 and optical receiver 23, multiple integrated circuits may be combined in accordance with the present invention to also provide off-chip or between-chip optical communications. Referring to FIGS. 4 and 5, an electronic device 60′ illustratively includes a first integrated circuit 20 a′ having an optical transmitter 22′, and a second integrated circuit 20 b′ having an optical receiver 23′. In the illustrated embodiment, the optical transmitter 22′ includes an optical emission region defined by the superlattice 25 a′ and contacts 27′ coupled thereto. Here, the optical emission region is positioned adjacent an edge of the integrated circuit 20 a′ to provide an edge emitting device as shown.
  • The first and second integrated circuits 20 a′, 20 b′ are positioned relative to one another so that the optical transmitter 22′ and optical receiver 23′ are aligned to establish an optical communications link therebetween. In the exemplary embodiment, the optical communications link is a free space optical (FSO) communications link, as shown. However, a waveguide or other optical elements/devices (e.g., lenses, mirrors, etc.) may also be coupled in the optical path between the optical transmitter 22′ and optical receiver 23′ in certain embodiments, if desired.
  • Moreover, it should be noted that configurations other than edge emitting/receiving devices may also be used. By way of example, the optical transmitter 22′ may be a vertical surface emitting device. Various optical elements/devices may also be used with such a surface emitting configuration, such as a hologram grating and/or mirror, for example, as will be appreciated by those skilled in the art. In one particularly advantageous embodiment, the electronic device 60′ may be implemented in a multi-chip module 61′ (FIG. 6), as will be appreciated by those skilled in the art, although other configurations may also be used.
  • Referring additionally to FIGS. 7 and 8, the superlattice 25 for use in the integrated circuit 20 is now further described. The materials/structures used to form the superlattice 25, whose structure is controlled at the atomic or molecular level, may be formed using known techniques of atomic or molecular layer deposition. The superlattice 25 includes a plurality of layer groups 45 a-45 n arranged in stacked relation, as perhaps best understood with specific reference to the schematic cross-sectional view of FIG. 7.
  • Each group of layers 45 a-45 n of the superlattice 25 illustratively includes a plurality of stacked base semiconductor monolayers 46 defining a respective base semiconductor portion 46 a-46 n and an energy band-modifying layer 50 thereon. The energy band-modifying layers 50 are indicated by stippling in FIG. 7 for clarity of illustration.
  • The energy-band modifying layer 50 illustratively includes one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. In other embodiments, more than one such monolayer may be possible. It should be noted that reference herein to a non-semiconductor/semiconductor monolayer means that the material used for the monolayer would be a non-semiconductor/semiconductor if formed in bulk. That is, a single monolayer of material, such as a semiconductor, may not necessarily exhibit the same properties that it would if formed in bulk or in a relatively thick layer, as will be appreciated by those skilled in the art.
  • Applicants theorize without wishing to be bound thereto that energy band-modifying layers 50 and adjacent base semiconductor portions 46 a-46 n cause the superlattice 25 to have a lower appropriate conductivity effective mass for the charge carriers in the parallel layer direction than would otherwise be present. Considered another way, this parallel direction is orthogonal to the stacking direction. The band modifying layers 50 may also cause the superlattice 25 to have a common energy band structure.
  • As a result of the band engineering achieved by the present invention, the superlattice 25 may have a substantially direct energy bandgap, which is particularly advantageous for opto-electronic devices, as discussed further below. As will be appreciated by those skilled in the art, transportation of charge carriers through the superlattice is in a parallel direction relative to the layers of the stacked groups 45 a-45 n.
  • The superlattice 25 also illustratively includes a cap layer 52 on an upper layer group 45 n. The cap layer 52 may comprise a plurality of base semiconductor monolayers 46. The cap layer 52 may have between 2 to 100 monolayers of the base semiconductor, and, more preferably between 10 to 50 monolayers.
  • Each base semiconductor portion 46 a-46 n may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II-VI semiconductors. Of course, the term Group IV semiconductors also includes Group IV-IV semiconductors, as will be appreciated by those skilled in the art. More particularly, the base semiconductor material may comprise at least one of silicon and germanium, for example
  • Each energy band-modifying layer 50 may comprise a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen, for example. The non-semiconductor is also desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing. In other embodiments, the non-semiconductor may be another inorganic or organic element or compound that is compatible with the given semiconductor processing as will be appreciated by those skilled in the art.
  • It should be noted that the term monolayer is meant to include a single atomic layer and also a single molecular layer. It is also noted that the energy band-modifying layer 50 provided by a single monolayer is also meant to include a monolayer wherein not all of the possible sites are occupied. For example, with particular reference to the atomic diagram of FIG. 8, a 4/1 repeating structure is illustrated for silicon as the base semiconductor material, and oxygen as the energy band-modifying material. Only half of the possible sites for oxygen are occupied. In other embodiments and/or with different materials this one half occupation would not necessarily be the case, as will be appreciated by those skilled in the art. Indeed, it can be seen even in this schematic diagram that individual atoms of oxygen in a given monolayer are not precisely aligned along a flat plane, as will also be appreciated by those of skill in the art of atomic deposition. By way of example, a preferred occupation range is from about one-eighth to one-half of the possible oxygen sites being full, although other numbers may be used in certain embodiments.
  • Silicon and oxygen are currently widely used in conventional semiconductor processing, and, hence, manufacturers will be readily able to use these materials as described herein. Atomic or monolayer deposition is also now widely used. Accordingly, semiconductor devices incorporating the superlattice 25 in accordance with the invention may be readily adopted and implemented, as will be appreciated by those skilled in the art.
  • It is theorized without Applicants wishing to be bound thereto that for a superlattice, such as the Si/O superlattice, for example, that the number of silicon monolayers should desirably be seven or less so that the energy band of the superlattice is common or relatively uniform throughout to achieve the desired advantages. The 4/1 repeating structure shown in FIGS. 7 and 8 for Si/O has been modeled to indicate an enhanced mobility for electrons and holes in the X direction. For example, the calculated conductivity effective mass for electrons (isotropic for bulk silicon) is 0.26, and for the 4/1 SiO superlattice in the X direction it is 0.12, resulting in a ratio of 0.46. Similarly, the calculation for holes yields values of 0.36 for bulk silicon and 0.16 for the 4/1 Si/O superlattice, resulting in a ratio of 0.44.
  • While such a directionally preferential feature may be desired in certain semiconductor devices, other devices may benefit from a more uniform increase in mobility in any direction parallel to the groups of layers. It may also be beneficial to have an increased mobility for both electrons or holes, or just one of these types of charge carriers as will be appreciated by those skilled in the art.
  • The lower conductivity effective mass for the 4/1 Si/O embodiment of the superlattice 25 may be less than two-thirds the conductivity effective mass than would otherwise occur, and this applies for both electrons and holes. Of course, the superlattice 25 may further comprise at least one type of conductivity dopant therein, as will also be appreciated by those skilled in the art.
  • Indeed, referring now additionally to FIG. 9, another embodiment of a superlattice 25′ in accordance with the invention having different properties is now described. In this embodiment, a repeating pattern of 3/1/5/1 is illustrated. More particularly, the lowest base semiconductor portion 46 a′ has three monolayers, and the second lowest base semiconductor portion 46 b′ has five monolayers. This pattern repeats throughout the superlattice 25′. The energy band-modifying layers 50′ may each include a single monolayer. For such a superlattice 25′ including Si/O, the enhancement of charge carrier mobility is independent of orientation in the plane of the layers. Those other elements of FIG. 9 not specifically mentioned are similar to those discussed above with reference to FIG. 7 and need no further discussion herein.
  • In some device embodiments, all of the base semiconductor portions of a superlattice may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick. In still other embodiments, all of the base semiconductor portions may be a different number of monolayers thick.
  • In FIGS. 10A-10C band structures calculated using Density Functional Theory (DFT) are presented. It is well known in the art that DFT underestimates the absolute value of the bandgap. Hence all bands above the gap may be shifted by an appropriate “scissors correction.” However the shape of the band is known to be much more reliable. The vertical energy axes should be interpreted in this light.
  • FIG. 10A shows the calculated band structure from the gamma point (G) for both bulk silicon (represented by continuous lines) and for the 4/1 Si/O superlattice 25 as shown in FIGS. 7 and 8 (represented by dotted lines). The directions refer to the unit cell of the 4/1 Si/O structure and not to the conventional unit cell of Si, although the (001) direction in the figure does correspond to the (001) direction of the conventional unit cell of Si, and, hence, shows the expected location of the Si conduction band minimum. The (100) and (010) directions in the figure correspond to the (110) and (−110) directions of the conventional Si unit cell. Those skilled in the art will appreciate that the bands of Si on the figure are folded to represent them on the appropriate reciprocal lattice directions for the 4/1 Si/O structure.
  • It can be seen that the conduction band minimum for the 4/1 Si/O structure is located at the gamma point in contrast to bulk silicon (Si), whereas the valence band minimum occurs at the edge of the Brillouin zone in the (001) direction which we refer to as the Z point. One may also note the greater curvature of the conduction band minimum for the 4/1 Si/O structure compared to the curvature of the conduction band minimum for Si owing to the band splitting due to the perturbation introduced by the additional oxygen layer.
  • FIG. 10B shows the calculated band structure from the Z point for both bulk silicon (continuous lines) and for the 4/1 Si/O superlattice 25 (dotted lines). This figure illustrates the enhanced curvature of the valence band in the (100) direction.
  • FIG. 10C shows the calculated band structure from the both the gamma and Z point for both bulk silicon (continuous lines) and for the 5/1/3/1 Si/O structure of the superlattice 25′ of FIG. 9 (dotted lines). Due to the symmetry of the 5/1/3/1 Si/O structure, the calculated band structures in the (100) and (010) directions are equivalent. Thus the conductivity effective mass and mobility are expected to be isotropic in the plane parallel to the layers, i.e. perpendicular to the (001) stacking direction. Note that in the 5/1/3/1 Si/O example the conduction band minimum and the valence band maximum are both at or close to the Z point.
  • Although increased curvature is an indication of reduced effective mass, the appropriate comparison and discrimination may be made via the conductivity reciprocal effective mass tensor calculation. This leads Applicants to further theorize that the 5/1/3/1 superlattice 25′ should be substantially direct bandgap. As will be understood by those skilled in the art, the appropriate matrix element for optical transition is another indicator of the distinction between direct and indirect bandgap behavior, and thus may be used to distinguish improved materials.
  • Turning to FIGS. 11-13, a method for making the integrated circuit 20 is now described. First, the semiconductor substrate 21 is etched to form a superlattice material 25 deposition region and the contact region 32 is doped. The superlattice 25 is then deposited in the etched region as described above. Of course, in some embodiments the superlattice 25 may be deposited on the surface of the substrate 21 without etching, as will be appreciated by those skilled in the art.
  • The epitaxial silicon layer 29 and rib 33 may then be formed on the superlattice material 25 and patterned, as shown in FIG. 13. More particularly, the epitaxial silicon layer may be patterned as part of the facet 26 a, 26 b formation process. The light absorbing region 28 may then be doped in the substrate 21 adjacent the portion of the superlattice 25 that is to define the optical detection region, and the contacts 27, 31 t, 31 b may be formed to provide the semiconductor 20 illustrated in FIGS. 1 and 2.
  • It will be appreciated by those skilled in the art that conventional semiconductor processing techniques may be used for performing the above-noted steps. Moreover, various steps may be performed in different orders in different embodiments. For example, the light absorbing region 28 may in some cases be doped before the superlattice material 25 is deposited or the facets 26 a, 26 b are formed.
  • A method for making the electronic device 60′ illustrated in FIGS. 4 and 5 is now described with reference to FIGS. 14-15. While the substrates 21 a′, 21 b′ are shown side-by-side for clarity of illustration in these figures, it will be appreciated that these substrates need not necessarily be processed simultaneously (i.e., the integrated circuits 20 a′, 20 b′ may be formed separately). However, in some embodiments it may be possible to form the device on a single substrate, similar to the steps described above with reference to FIGS. 10-12, and then divide the completed device into the two integrated circuits 20 a′, 20 b′ to form the electronic device 60′.
  • First, the substrates 21 a′, 21 b′ are etched to form superlattice deposition regions and the contact region 32′ is doped, as discussed above. Once the superlattice deposition regions are formed, the superlattice portions 25 a′, 25 b′ are formed therein, as discussed above. The light absorbing region 28′ may then be doped, and the contacts 27′, 31 t′, 31 b′ are formed to complete the integrated circuits 20 a′, 20 b′. Here again, conventional semiconductor processing techniques may be used for the above-noted steps, and various steps may also be performed in different orders in different embodiments, as will be appreciated by those skilled in the art.
  • Additional features of the invention may be found in co-pending applications entitled INTEGRATED CIRCUIT COMPRISING AN ACTIVE OPTICAL DEVICE HAVING AN ENERGY BAND ENGINEERED SUPERLATTICE, attorney docket number 62611; ELECTRONIC DEVICE COMPRISING ACTIVE OPTICAL DEVICES WITH ENGINEERED SUPERLATTICE, attorney docket number 62613; METHOD FOR MAKING ELECTRONIC DEVICE COMPRISING ACTIVE OPTICAL DEVICES WITH ENGINEERED SUPERLATTICE, attorney docket number 62614; INTEGRATED CIRCUIT COMPRISING A WAVEGUIDE HAVING AN ENGINEERED SUPERLATTICE, attorney docket number 62629; and METHOD FOR MAKING AN INTEGRATED CIRCUIT COMPRISING A WAVEGUIDE HAVING AN ENGINEERED SUPERLATTICE, attorney docket number 62630, the entire disclosures of which are hereby incorporated herein by reference.
  • Many modifications and other embodiments of the invention will come to the mind of one skilled in the art having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is understood that the invention is not to be limited to the specific embodiments disclosed, and that modifications and embodiments are intended to be included within the scope of the appended claims.

Claims (34)

1. A method for making an integrated circuit comprising:
forming at least one active optical device comprising a superlattice including a plurality of stacked groups of layers, each group of layers of the superlattice comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon, and the energy-band modifying layer comprising at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions; and
forming a waveguide coupled to the at least one active optical device.
2. The method of claim 1 wherein forming the at least one active optical device comprises forming an optical transmitter.
3. The method of claim 2 wherein forming the optical transmitter comprises forming an optical emission region comprising the superlattice and coupled to the waveguide, and forming at least one facet adjacent the optical emission region.
4. The method of claim 1 wherein forming the at least one active optical device comprises forming an optical receiver.
5. The method of claim 4 wherein forming the optical receiver comprises forming an optical detector region comprising the superlattice and coupled to the waveguide, and forming a light absorbing region adjacent the optical detector for absorbing scattered light.
6. The method of claim 1 wherein forming the waveguide comprises forming a first layer comprising the superlattice on the semiconductor substrate, and forming a second layer on the first layer.
7. The method of claim 6 wherein forming the first layer comprises forming the first layer to have an increased thickness adjacent the at least one optical active optical device.
8. The method of claim 6 wherein forming the second layer comprises forming an epitaxial silicon layer.
9. The method of claim 1 wherein the superlattice has a common energy band structure therein.
10. The method of claim 1 wherein the superlattice has a higher charge carrier mobility than would otherwise be present without the at least one non-semiconductor monolayer.
11. The method of claim 1 wherein each base semiconductor portion comprises silicon.
12. The method of claim 1 wherein each base semiconductor portion comprises germanium.
13. The method of claim 1 wherein each energy band-modifying layer comprises oxygen.
14. The method of claim 1 wherein each energy band-modifying layer is a single monolayer thick.
15. The method of claim 1 wherein each base semiconductor portion is less than eight monolayers thick.
16. The method of claim 1 wherein the superlattice further has a substantially direct energy bandgap.
17. The method of claim 1 wherein the superlattice further comprises a base semiconductor cap layer on an uppermost group of layers.
18. The method of claim 1 wherein each energy band-modifying layer comprises a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.
19. A method for making an integrated circuit comprising:
forming an optical transmitter and an optical receiver spaced apart from one another and each comprising a superlattice including a plurality of stacked groups of layers, each group of layers of the superlattice comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon, and the energy-band modifying layer comprising at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions; and
forming a waveguide coupled between the optical transmitter and the optical receiver.
20. The method of claim 19 wherein forming the optical transmitter comprises forming an optical emission region comprising the superlattice and coupled to the waveguide, and forming at least one facet adjacent the optical emission region.
21. The method of claim 19 wherein forming the optical receiver comprises forming an optical detector region comprising the superlattice and coupled to the waveguide, and forming a light absorbing region adjacent the optical detector for absorbing scattered light.
22. The method of claim 19 wherein forming the waveguide comprises forming a first layer comprising the superlattice on the semiconductor substrate, and forming a second layer on the first layer.
23. The method of claim 22 wherein forming the first layer comprises forming the first layer to have an increased thickness adjacent at least one of the optical transmitter and the optical receiver.
24. The method of claim 22 wherein forming the second layer comprises forming an epitaxial silicon layer.
25. The method of claim 19 wherein the superlattice has a common energy band structure therein.
26. The method of claim 19 wherein the superlattice has a higher charge carrier mobility than would otherwise be present without the at least one non-semiconductor monolayer.
27. The method of claim 19 wherein each base semiconductor portion comprises silicon.
28. The method of claim 19 wherein each base semiconductor portion comprises germanium.
29. The method of claim 19 wherein each energy band-modifying layer comprises oxygen.
30. The method of claim 19 wherein each energy band-modifying layer is a single monolayer thick.
31. The method of claim 19 wherein each base semiconductor portion is less than eight monolayers thick.
32. The method of claim 19 wherein the superlattice further has a substantially direct energy bandgap.
33. The method of claim 19 wherein the superlattice further comprises a base semiconductor cap layer on an uppermost group of layers.
34. The method of claim 19 wherein each energy band-modifying layer comprises a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.
US10/936,933 2003-06-26 2004-09-09 Method for making an integrated circuit comprising an active optical device having an energy band engineered superlattice Abandoned US20050032247A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
US10/936,933 US20050032247A1 (en) 2003-06-26 2004-09-09 Method for making an integrated circuit comprising an active optical device having an energy band engineered superlattice
EP05796396A EP1794805A1 (en) 2004-09-09 2005-09-08 Integrated circuit comprising an active optical device having an energy band engineered superlattice and associated fabrication methods
JP2007531338A JP2008512873A (en) 2004-09-09 2005-09-08 Integrated circuit including active optical device having superlattice based on energy band engineering and method for manufacturing the same
AU2005285192A AU2005285192A1 (en) 2004-09-09 2005-09-08 Integrated circuit comprising an active optical device having an energy band engineered superlattice and associated fabrication methods
CA002579846A CA2579846A1 (en) 2004-09-09 2005-09-08 Integrated circuit comprising an active optical device having an energy band engineered superlattice and associated fabrication methods
TW094130910A TWI282172B (en) 2004-09-09 2005-09-08 Integrated circuit comprising an active optical device having an energy band engineered superlattice and associated methods
PCT/US2005/032029 WO2006031601A1 (en) 2004-09-09 2005-09-08 Integrated circuit comprising an active optical device having an energy band engineered superlattice and associated fabrication methods

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US10/603,621 US20040266116A1 (en) 2003-06-26 2003-06-26 Methods of fabricating semiconductor structures having improved conductivity effective mass
US10/603,696 US20040262594A1 (en) 2003-06-26 2003-06-26 Semiconductor structures having improved conductivity effective mass and methods for fabricating same
US10/647,069 US6897472B2 (en) 2003-06-26 2003-08-22 Semiconductor device including MOSFET having band-engineered superlattice
US10/936,933 US20050032247A1 (en) 2003-06-26 2004-09-09 Method for making an integrated circuit comprising an active optical device having an energy band engineered superlattice

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/647,069 Continuation-In-Part US6897472B2 (en) 2003-06-26 2003-08-22 Semiconductor device including MOSFET having band-engineered superlattice

Publications (1)

Publication Number Publication Date
US20050032247A1 true US20050032247A1 (en) 2005-02-10

Family

ID=34119859

Family Applications (13)

Application Number Title Priority Date Filing Date
US10/936,933 Abandoned US20050032247A1 (en) 2003-06-26 2004-09-09 Method for making an integrated circuit comprising an active optical device having an energy band engineered superlattice
US10/936,913 Active 2024-06-15 US7446334B2 (en) 2003-06-26 2004-09-09 Electronic device comprising active optical devices with an energy band engineered superlattice
US10/937,071 Expired - Lifetime US7279699B2 (en) 2003-06-26 2004-09-09 Integrated circuit comprising a waveguide having an energy band engineered superlattice
US10/936,920 Expired - Lifetime US7109052B2 (en) 2003-06-26 2004-09-09 Method for making an integrated circuit comprising a waveguide having an energy band engineered superlattice
US10/936,903 Expired - Lifetime US7432524B2 (en) 2003-06-26 2004-09-09 Integrated circuit comprising an active optical device having an energy band engineered superlattice
US10/937,072 Abandoned US20050029510A1 (en) 2003-06-26 2004-09-09 Method for making electronic device comprising active optical devices with an energy band engineered superlattice
US10/940,594 Expired - Lifetime US7288457B2 (en) 2003-06-26 2004-09-14 Method for making semiconductor device comprising a superlattice with upper portions extending above adjacent upper portions of source and drain regions
US10/940,418 Expired - Lifetime US7018900B2 (en) 2003-06-26 2004-09-14 Method for making a semiconductor device comprising a superlattice channel vertically stepped above source and drain regions
US10/941,062 Active 2024-04-11 US7279701B2 (en) 2003-06-26 2004-09-14 Semiconductor device comprising a superlattice with upper portions extending above adjacent upper portions of source and drain regions
US10/940,426 Expired - Lifetime US7436026B2 (en) 2003-06-26 2004-09-14 Semiconductor device comprising a superlattice channel vertically stepped above source and drain regions
US11/042,270 Expired - Lifetime US7435988B2 (en) 2003-06-26 2005-01-25 Semiconductor device including a MOSFET having a band-engineered superlattice with a semiconductor cap layer providing a channel
US11/042,272 Active 2024-07-11 US7265002B2 (en) 2003-06-26 2005-01-25 Method for making a semiconductor device including a MOSFET having a band-engineered superlattice with a semiconductor cap layer providing a channel
US11/089,950 Expired - Lifetime US7303948B2 (en) 2003-06-26 2005-03-25 Semiconductor device including MOSFET having band-engineered superlattice

Family Applications After (12)

Application Number Title Priority Date Filing Date
US10/936,913 Active 2024-06-15 US7446334B2 (en) 2003-06-26 2004-09-09 Electronic device comprising active optical devices with an energy band engineered superlattice
US10/937,071 Expired - Lifetime US7279699B2 (en) 2003-06-26 2004-09-09 Integrated circuit comprising a waveguide having an energy band engineered superlattice
US10/936,920 Expired - Lifetime US7109052B2 (en) 2003-06-26 2004-09-09 Method for making an integrated circuit comprising a waveguide having an energy band engineered superlattice
US10/936,903 Expired - Lifetime US7432524B2 (en) 2003-06-26 2004-09-09 Integrated circuit comprising an active optical device having an energy band engineered superlattice
US10/937,072 Abandoned US20050029510A1 (en) 2003-06-26 2004-09-09 Method for making electronic device comprising active optical devices with an energy band engineered superlattice
US10/940,594 Expired - Lifetime US7288457B2 (en) 2003-06-26 2004-09-14 Method for making semiconductor device comprising a superlattice with upper portions extending above adjacent upper portions of source and drain regions
US10/940,418 Expired - Lifetime US7018900B2 (en) 2003-06-26 2004-09-14 Method for making a semiconductor device comprising a superlattice channel vertically stepped above source and drain regions
US10/941,062 Active 2024-04-11 US7279701B2 (en) 2003-06-26 2004-09-14 Semiconductor device comprising a superlattice with upper portions extending above adjacent upper portions of source and drain regions
US10/940,426 Expired - Lifetime US7436026B2 (en) 2003-06-26 2004-09-14 Semiconductor device comprising a superlattice channel vertically stepped above source and drain regions
US11/042,270 Expired - Lifetime US7435988B2 (en) 2003-06-26 2005-01-25 Semiconductor device including a MOSFET having a band-engineered superlattice with a semiconductor cap layer providing a channel
US11/042,272 Active 2024-07-11 US7265002B2 (en) 2003-06-26 2005-01-25 Method for making a semiconductor device including a MOSFET having a band-engineered superlattice with a semiconductor cap layer providing a channel
US11/089,950 Expired - Lifetime US7303948B2 (en) 2003-06-26 2005-03-25 Semiconductor device including MOSFET having band-engineered superlattice

Country Status (6)

Country Link
US (13) US20050032247A1 (en)
EP (1) EP1644983B1 (en)
JP (1) JP2007521648A (en)
AU (1) AU2004300982B2 (en)
CA (1) CA2530065C (en)
WO (1) WO2005018005A1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040261695A1 (en) * 2003-06-26 2004-12-30 Rj Mears, Llc. Method for making semiconductor device including band-engineered superlattice
US9275996B2 (en) 2013-11-22 2016-03-01 Mears Technologies, Inc. Vertical semiconductor devices including superlattice punch through stop layer and related methods
US9406753B2 (en) 2013-11-22 2016-08-02 Atomera Incorporated Semiconductor devices including superlattice depletion layer stack and related methods
US9558939B1 (en) 2016-01-15 2017-01-31 Atomera Incorporated Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source
US9716147B2 (en) 2014-06-09 2017-07-25 Atomera Incorporated Semiconductor devices with enhanced deterministic doping and related methods
US9721790B2 (en) 2015-06-02 2017-08-01 Atomera Incorporated Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control
US9722046B2 (en) 2014-11-25 2017-08-01 Atomera Incorporated Semiconductor device including a superlattice and replacement metal gate structure and related methods
US9899479B2 (en) 2015-05-15 2018-02-20 Atomera Incorporated Semiconductor devices with superlattice layers providing halo implant peak confinement and related methods

Families Citing this family (116)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7227174B2 (en) 2003-06-26 2007-06-05 Rj Mears, Llc Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
US7598515B2 (en) 2003-06-26 2009-10-06 Mears Technologies, Inc. Semiconductor device including a strained superlattice and overlying stress layer and related methods
US7229902B2 (en) * 2003-06-26 2007-06-12 Rj Mears, Llc Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction
US7153763B2 (en) * 2003-06-26 2006-12-26 Rj Mears, Llc Method for making a semiconductor device including band-engineered superlattice using intermediate annealing
US7535041B2 (en) * 2003-06-26 2009-05-19 Mears Technologies, Inc. Method for making a semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance
US20070020860A1 (en) * 2003-06-26 2007-01-25 Rj Mears, Llc Method for Making Semiconductor Device Including a Strained Superlattice and Overlying Stress Layer and Related Methods
JP2007521648A (en) * 2003-06-26 2007-08-02 アール.ジェイ. メアーズ エルエルシー Semiconductor device having MOSFET with band design superlattice
US7045813B2 (en) * 2003-06-26 2006-05-16 Rj Mears, Llc Semiconductor device including a superlattice with regions defining a semiconductor junction
US7531828B2 (en) * 2003-06-26 2009-05-12 Mears Technologies, Inc. Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions
US20070020833A1 (en) * 2003-06-26 2007-01-25 Rj Mears, Llc Method for Making a Semiconductor Device Including a Channel with a Non-Semiconductor Layer Monolayer
US7491587B2 (en) * 2003-06-26 2009-02-17 Mears Technologies, Inc. Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer
US7514328B2 (en) 2003-06-26 2009-04-07 Mears Technologies, Inc. Method for making a semiconductor device including shallow trench isolation (STI) regions with a superlattice therebetween
US7586116B2 (en) 2003-06-26 2009-09-08 Mears Technologies, Inc. Semiconductor device having a semiconductor-on-insulator configuration and a superlattice
US20070015344A1 (en) * 2003-06-26 2007-01-18 Rj Mears, Llc Method for Making a Semiconductor Device Including a Strained Superlattice Between at Least One Pair of Spaced Apart Stress Regions
US20060289049A1 (en) * 2003-06-26 2006-12-28 Rj Mears, Llc Semiconductor Device Having a Semiconductor-on-Insulator (SOI) Configuration and Including a Superlattice on a Thin Semiconductor Layer
US20060011905A1 (en) * 2003-06-26 2006-01-19 Rj Mears, Llc Semiconductor device comprising a superlattice dielectric interface layer
US20050282330A1 (en) * 2003-06-26 2005-12-22 Rj Mears, Llc Method for making a semiconductor device including a superlattice having at least one group of substantially undoped layers
US20050279991A1 (en) * 2003-06-26 2005-12-22 Rj Mears, Llc Semiconductor device including a superlattice having at least one group of substantially undoped layers
US20070063185A1 (en) * 2003-06-26 2007-03-22 Rj Mears, Llc Semiconductor device including a front side strained superlattice layer and a back side stress layer
US20070010040A1 (en) * 2003-06-26 2007-01-11 Rj Mears, Llc Method for Making a Semiconductor Device Including a Strained Superlattice Layer Above a Stress Layer
US7612366B2 (en) * 2003-06-26 2009-11-03 Mears Technologies, Inc. Semiconductor device including a strained superlattice layer above a stress layer
US7531829B2 (en) * 2003-06-26 2009-05-12 Mears Technologies, Inc. Semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance
JP4059183B2 (en) 2003-10-07 2008-03-12 ソニー株式会社 Insulator thin film manufacturing method
US20080135832A1 (en) * 2005-01-18 2008-06-12 Shye Shapira Apparatus And Method For Control Of Tunneling In A Small-Scale Electronic Structure
US7465972B2 (en) 2005-01-21 2008-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. High performance CMOS device design
US20060202269A1 (en) 2005-03-08 2006-09-14 Semiconductor Energy Laboratory Co., Ltd. Wireless chip and electronic appliance having the same
JP2009529780A (en) * 2005-06-20 2009-08-20 メアーズ テクノロジーズ, インコーポレイテッド Semiconductor device including a shallow trench isolation (STI) region having a superlattice therebetween, and a method for manufacturing the same
JP2008544581A (en) * 2005-06-30 2008-12-04 メアーズ テクノロジーズ, インコーポレイテッド Semiconductor device having a semiconductor-on-insulator (SOI) structure and including a superlattice on a thin semiconductor layer, and a method of manufacturing the same
US7166485B1 (en) * 2005-07-05 2007-01-23 Sharp Laboratories Of America, Inc. Superlattice nanocrystal Si-SiO2 electroluminescence device
AU2006270324A1 (en) * 2005-07-15 2007-01-25 Mears Technologies, Inc. Semiconductor device including a strained superlattice and overlying stress layer and related methods
US7608515B2 (en) * 2006-02-14 2009-10-27 Taiwan Semiconductor Manufacturing Company, Ltd. Diffusion layer for stressed semiconductor devices
US7323392B2 (en) * 2006-03-28 2008-01-29 Taiwan Semiconductor Manufacturing Company, Ltd. High performance transistor with a highly stressed channel
AU2007247953A1 (en) * 2006-05-05 2007-11-15 Mears Technologies, Inc. Semiconductor device including a floating gate memory cell with a superlattice channel and associated methods
CA2650489A1 (en) * 2006-05-05 2007-11-15 Mears Technologies, Inc. Semiconductor device having a semiconductor-on-insulator configuration and a superlattice and associated methods
US20080070356A1 (en) * 2006-09-14 2008-03-20 Advanced Micro Devices, Inc. Trench replacement gate process for transistors having elevated source and drain regions
US7781827B2 (en) * 2007-01-24 2010-08-24 Mears Technologies, Inc. Semiconductor device with a vertical MOSFET including a superlattice and related methods
US7863066B2 (en) * 2007-02-16 2011-01-04 Mears Technologies, Inc. Method for making a multiple-wavelength opto-electronic device including a superlattice
US7880161B2 (en) 2007-02-16 2011-02-01 Mears Technologies, Inc. Multiple-wavelength opto-electronic device including a superlattice
GB0717976D0 (en) * 2007-09-14 2007-10-31 Tavkhelldze Avto Quantum interference depression effect MOS transistor
US7704844B2 (en) * 2007-10-04 2010-04-27 International Business Machines Corporation High performance MOSFET
EP3282021A1 (en) * 2009-03-09 2018-02-14 Bioatla, LLC Mirac proteins
US8084795B2 (en) * 2009-05-22 2011-12-27 James Nan Hsi Pan Resonant cavity complementary optoelectronic transistors
TWI419324B (en) * 2009-11-27 2013-12-11 Univ Nat Chiao Tung Semiconductor device with group iii-v channel and group iv source-drain and method for manufacturing the same
US8203155B2 (en) * 2009-12-01 2012-06-19 Massachusetts Institute Of Technology Cavity-enhanced multispectral photonic devices
US9023996B2 (en) 2009-12-23 2015-05-05 Synimmune Gmbh Anti-FLT3 antibodies
CN101819996B (en) * 2010-04-16 2011-10-26 清华大学 Semiconductor structure
JP5605182B2 (en) * 2010-11-17 2014-10-15 富士通セミコンダクター株式会社 Semiconductor device manufacturing method and semiconductor device
KR101467237B1 (en) * 2013-07-01 2014-12-01 성균관대학교산학협력단 Semiconductor device having superlattice-structured thin film laminated by semiconducting thin film and insulating thin film
WO2017197108A1 (en) 2016-05-11 2017-11-16 Atomera Incorporated Dram architecture to reduce row activation circuitry power and peripheral leakage and related methods
US10170604B2 (en) 2016-08-08 2019-01-01 Atomera Incorporated Method for making a semiconductor device including a resonant tunneling diode with electron mean free path control layers
US10107854B2 (en) * 2016-08-17 2018-10-23 Atomera Incorporated Semiconductor device including threshold voltage measurement circuitry
US10381242B2 (en) 2017-05-16 2019-08-13 Atomera Incorporated Method for making a semiconductor device including a superlattice as a gettering layer
WO2018231929A1 (en) 2017-06-13 2018-12-20 Atomera Incorporated Semiconductor device with recessed channel array transistor (rcat) including a superlattice and associated methods
JP6702268B2 (en) 2017-06-15 2020-05-27 信越半導体株式会社 Epitaxial wafer manufacturing method
US10109479B1 (en) 2017-07-31 2018-10-23 Atomera Incorporated Method of making a semiconductor device with a buried insulating layer formed by annealing a superlattice
CN111247640B (en) 2017-08-18 2023-11-03 阿托梅拉公司 Semiconductor device and method including non-single crystal stringers adjacent to superlattice STI interfaces
US10367028B2 (en) 2017-12-15 2019-07-30 Atomera Incorporated CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice
US10361243B2 (en) 2017-12-15 2019-07-23 Atomera Incorporated Method for making CMOS image sensor including superlattice to enhance infrared light absorption
US10608027B2 (en) 2017-12-15 2020-03-31 Atomera Incorporated Method for making CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice
US10304881B1 (en) 2017-12-15 2019-05-28 Atomera Incorporated CMOS image sensor with buried superlattice layer to reduce crosstalk
US10396223B2 (en) 2017-12-15 2019-08-27 Atomera Incorporated Method for making CMOS image sensor with buried superlattice layer to reduce crosstalk
US10529768B2 (en) 2017-12-15 2020-01-07 Atomera Incorporated Method for making CMOS image sensor including pixels with read circuitry having a superlattice
US10615209B2 (en) 2017-12-15 2020-04-07 Atomera Incorporated CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice
US10608043B2 (en) 2017-12-15 2020-03-31 Atomera Incorporation Method for making CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice
US10461118B2 (en) 2017-12-15 2019-10-29 Atomera Incorporated Method for making CMOS image sensor including photodiodes with overlying superlattices to reduce crosstalk
US10276625B1 (en) 2017-12-15 2019-04-30 Atomera Incorporated CMOS image sensor including superlattice to enhance infrared light absorption
US10355151B2 (en) 2017-12-15 2019-07-16 Atomera Incorporated CMOS image sensor including photodiodes with overlying superlattices to reduce crosstalk
US10529757B2 (en) 2017-12-15 2020-01-07 Atomera Incorporated CMOS image sensor including pixels with read circuitry having a superlattice
EP3762959A1 (en) 2018-03-08 2021-01-13 Atomera Incorporated Semiconductor device including enhanced contact structures having a superlattice and related methods
US10727049B2 (en) 2018-03-09 2020-07-28 Atomera Incorporated Method for making a semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice
US10468245B2 (en) 2018-03-09 2019-11-05 Atomera Incorporated Semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice
CN112074959A (en) 2018-04-12 2020-12-11 阿托梅拉公司 Device and method for fabricating inverted T-channel field effect transistor (ITFET) including superlattice
US11355667B2 (en) 2018-04-12 2022-06-07 Atomera Incorporated Method for making semiconductor device including vertically integrated optical and electronic devices and comprising a superlattice
US10811498B2 (en) 2018-08-30 2020-10-20 Atomera Incorporated Method for making superlattice structures with reduced defect densities
US10566191B1 (en) 2018-08-30 2020-02-18 Atomera Incorporated Semiconductor device including superlattice structures with reduced defect densities
TWI720587B (en) * 2018-08-30 2021-03-01 美商安托梅拉公司 Method and device for making superlattice structures with reduced defect densities
US20200135489A1 (en) * 2018-10-31 2020-04-30 Atomera Incorporated Method for making a semiconductor device including a superlattice having nitrogen diffused therein
US10593761B1 (en) 2018-11-16 2020-03-17 Atomera Incorporated Method for making a semiconductor device having reduced contact resistance
US10847618B2 (en) 2018-11-16 2020-11-24 Atomera Incorporated Semiconductor device including body contact dopant diffusion blocking superlattice having reduced contact resistance
US10580866B1 (en) 2018-11-16 2020-03-03 Atomera Incorporated Semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance
US10840336B2 (en) 2018-11-16 2020-11-17 Atomera Incorporated Semiconductor device with metal-semiconductor contacts including oxygen insertion layer to constrain dopants and related methods
US10854717B2 (en) 2018-11-16 2020-12-01 Atomera Incorporated Method for making a FINFET including source and drain dopant diffusion blocking superlattices to reduce contact resistance
US10840335B2 (en) 2018-11-16 2020-11-17 Atomera Incorporated Method for making semiconductor device including body contact dopant diffusion blocking superlattice to reduce contact resistance
US10580867B1 (en) 2018-11-16 2020-03-03 Atomera Incorporated FINFET including source and drain regions with dopant diffusion blocking superlattice layers to reduce contact resistance
US10840337B2 (en) 2018-11-16 2020-11-17 Atomera Incorporated Method for making a FINFET having reduced contact resistance
US10818755B2 (en) 2018-11-16 2020-10-27 Atomera Incorporated Method for making semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance
US10916642B2 (en) 2019-04-18 2021-02-09 Globalfoundries U.S. Inc. Heterojunction bipolar transistor with emitter base junction oxide interface
US11329154B2 (en) 2019-04-23 2022-05-10 Atomera Incorporated Semiconductor device including a superlattice and an asymmetric channel and related methods
US10937868B2 (en) 2019-07-17 2021-03-02 Atomera Incorporated Method for making semiconductor devices with hyper-abrupt junction region including spaced-apart superlattices
US10840388B1 (en) 2019-07-17 2020-11-17 Atomera Incorporated Varactor with hyper-abrupt junction region including a superlattice
US11183565B2 (en) 2019-07-17 2021-11-23 Atomera Incorporated Semiconductor devices including hyper-abrupt junction region including spaced-apart superlattices and related methods
US10868120B1 (en) 2019-07-17 2020-12-15 Atomera Incorporated Method for making a varactor with hyper-abrupt junction region including a superlattice
US10825902B1 (en) 2019-07-17 2020-11-03 Atomera Incorporated Varactor with hyper-abrupt junction region including spaced-apart superlattices
US10937888B2 (en) 2019-07-17 2021-03-02 Atomera Incorporated Method for making a varactor with a hyper-abrupt junction region including spaced-apart superlattices
US10879357B1 (en) 2019-07-17 2020-12-29 Atomera Incorporated Method for making a semiconductor device having a hyper-abrupt junction region including a superlattice
US10825901B1 (en) 2019-07-17 2020-11-03 Atomera Incorporated Semiconductor devices including hyper-abrupt junction region including a superlattice
US11264499B2 (en) 2019-09-16 2022-03-01 Globalfoundries U.S. Inc. Transistor devices with source/drain regions comprising an interface layer that comprises a non-semiconductor material
US11158722B2 (en) 2019-12-30 2021-10-26 Globalfoundries U.S. Inc. Transistors with lattice structure
JP7247902B2 (en) 2020-01-10 2023-03-29 信越半導体株式会社 Epitaxial wafer manufacturing method
US11437486B2 (en) 2020-01-14 2022-09-06 Atomera Incorporated Methods for making bipolar junction transistors including emitter-base and base-collector superlattices
US11302823B2 (en) 2020-02-26 2022-04-12 Atomera Incorporated Method for making semiconductor device including a superlattice with different non-semiconductor material monolayers
US11177351B2 (en) 2020-02-26 2021-11-16 Atomera Incorporated Semiconductor device including a superlattice with different non-semiconductor material monolayers
US11075078B1 (en) 2020-03-06 2021-07-27 Atomera Incorporated Method for making a semiconductor device including a superlattice within a recessed etch
US11569368B2 (en) 2020-06-11 2023-01-31 Atomera Incorporated Method for making semiconductor device including a superlattice and providing reduced gate leakage
US11469302B2 (en) 2020-06-11 2022-10-11 Atomera Incorporated Semiconductor device including a superlattice and providing reduced gate leakage
US11837634B2 (en) 2020-07-02 2023-12-05 Atomera Incorporated Semiconductor device including superlattice with oxygen and carbon monolayers
WO2022158148A1 (en) 2021-01-25 2022-07-28 信越半導体株式会社 Method for manufacturing epitaxial wafer
WO2022187462A1 (en) 2021-03-03 2022-09-09 Atomera Incorporated Radio frequency (rf) semiconductor devices including a ground plane layer having a superlattice and associated methods
US11923418B2 (en) 2021-04-21 2024-03-05 Atomera Incorporated Semiconductor device including a superlattice and enriched silicon 28 epitaxial layer
US11810784B2 (en) 2021-04-21 2023-11-07 Atomera Incorporated Method for making semiconductor device including a superlattice and enriched silicon 28 epitaxial layer
US11682712B2 (en) 2021-05-26 2023-06-20 Atomera Incorporated Method for making semiconductor device including superlattice with O18 enriched monolayers
US11728385B2 (en) 2021-05-26 2023-08-15 Atomera Incorporated Semiconductor device including superlattice with O18 enriched monolayers
CN113539792B (en) * 2021-07-09 2024-03-01 中国科学院上海微系统与信息技术研究所 Preparation method of full-surrounding grid transistor
US11862717B2 (en) 2021-08-24 2024-01-02 Globalfoundries U.S. Inc. Lateral bipolar transistor structure with superlattice layer and method to form same
US11631584B1 (en) 2021-10-28 2023-04-18 Atomera Incorporated Method for making semiconductor device with selective etching of superlattice to define etch stop layer
US11721546B2 (en) 2021-10-28 2023-08-08 Atomera Incorporated Method for making semiconductor device with selective etching of superlattice to accumulate non-semiconductor atoms

Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US505887A (en) * 1893-10-03 Drawing-rolls
US4485128A (en) * 1981-11-20 1984-11-27 Chronar Corporation Bandgap control in amorphous semiconductors
US4594603A (en) * 1982-04-22 1986-06-10 Board Of Trustees Of The University Of Illinois Semiconductor device with disordered active region
US4882609A (en) * 1984-11-19 1989-11-21 Max-Planck Gesellschaft Zur Forderung Der Wissenschafter E.V. Semiconductor devices with at least one monoatomic layer of doping atoms
US4908678A (en) * 1986-10-08 1990-03-13 Semiconductor Energy Laboratory Co., Ltd. FET with a super lattice channel
US4937204A (en) * 1985-03-15 1990-06-26 Sony Corporation Method of making a superlattice heterojunction bipolar device
US4969031A (en) * 1982-02-03 1990-11-06 Hitachi, Ltd. Semiconductor devices and method for making the same
US5081513A (en) * 1991-02-28 1992-01-14 Xerox Corporation Electronic device with recovery layer proximate to active layer
US5216262A (en) * 1992-03-02 1993-06-01 Raphael Tsu Quantum well structures useful for semiconductor devices
US5357119A (en) * 1993-02-19 1994-10-18 Board Of Regents Of The University Of California Field effect devices having short period superlattice structures using Si and Ge
US5606177A (en) * 1993-10-29 1997-02-25 Texas Instruments Incorporated Silicon oxide resonant tunneling diode structure
US5683934A (en) * 1994-09-26 1997-11-04 Motorola, Inc. Enhanced mobility MOSFET device and method
US5684817A (en) * 1995-05-12 1997-11-04 Thomson-Csf Semiconductor laser having a structure of photonic bandgap material
US5994164A (en) * 1997-03-18 1999-11-30 The Penn State Research Foundation Nanostructure tailoring of material properties using controlled crystallization
US6058127A (en) * 1996-12-13 2000-05-02 Massachusetts Institute Of Technology Tunable microcavity and method of using nonlinear materials in a photonic crystal
US6255150B1 (en) * 1997-10-23 2001-07-03 Texas Instruments Incorporated Use of crystalline SiOx barriers for Si-based resonant tunneling diodes
US6274007B1 (en) * 1999-11-25 2001-08-14 Sceptre Electronics Limited Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon
US6281532B1 (en) * 1999-06-28 2001-08-28 Intel Corporation Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering
US6281518B1 (en) * 1997-12-04 2001-08-28 Ricoh Company, Ltd. Layered III-V semiconductor structures and light emitting devices including the structures
US6326311B1 (en) * 1998-03-30 2001-12-04 Sharp Kabushiki Kaisha Microstructure producing method capable of controlling growth position of minute particle or thin and semiconductor device employing the microstructure
US6344271B1 (en) * 1998-11-06 2002-02-05 Nanoenergy Corporation Materials and products using nanostructured non-stoichiometric substances
US6350993B1 (en) * 1999-03-12 2002-02-26 International Business Machines Corporation High speed composite p-channel Si/SiGe heterostructure for field effect devices
US6376337B1 (en) * 1997-11-10 2002-04-23 Nanodynamics, Inc. Epitaxial SiOx barrier/insulation layer
US6436784B1 (en) * 1995-08-03 2002-08-20 Hitachi Europe Limited Method of forming semiconductor structure
US6472685B2 (en) * 1997-12-03 2002-10-29 Matsushita Electric Industrial Co., Ltd. Semiconductor device
US6498359B2 (en) * 2000-05-22 2002-12-24 Max-Planck-Gesellschaft Zur Foerderung Der Wissenschaften E.V. Field-effect transistor based on embedded cluster structures and process for its production
US6501092B1 (en) * 1999-10-25 2002-12-31 Intel Corporation Integrated semiconductor superlattice optical modulator
US6521519B2 (en) * 1996-12-10 2003-02-18 Mitsubishi Denki Kabushiki Kaisha MIS transistor and manufacturing method thereof
US20030034529A1 (en) * 2000-12-04 2003-02-20 Amberwave Systems Corporation CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US20030057416A1 (en) * 2001-09-21 2003-03-27 Amberwave Systems Corporation Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
US20030162335A1 (en) * 1999-01-14 2003-08-28 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20030215990A1 (en) * 2002-03-14 2003-11-20 Eugene Fitzgerald Methods for fabricating strained layers on semiconductor substrates
US7109052B2 (en) * 2003-06-26 2006-09-19 Rj Mears, Llc Method for making an integrated circuit comprising a waveguide having an energy band engineered superlattice

Family Cites Families (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US550887A (en) * 1895-12-03 Lubricatoe
US635093A (en) * 1898-11-21 1899-10-17 Francis Ellershausen Process of treating refractory sulfid ores.
JPS6127681A (en) * 1984-07-17 1986-02-07 Res Dev Corp Of Japan Field effect transistor having channel part of superlattice construction
JPS61145822A (en) 1984-12-20 1986-07-03 Toshiba Corp Molecular beam epitaxial growth method
JPS61145820A (en) 1984-12-20 1986-07-03 Seiko Epson Corp Semiconductor thin film material
JPS61220339A (en) 1985-03-26 1986-09-30 Nippon Telegr & Teleph Corp <Ntt> Control of characteristics of semiconductor material
JPH06101559B2 (en) * 1985-10-04 1994-12-12 日本電信電話株式会社 Superlattice electronic device
JPS62119665A (en) 1985-11-19 1987-05-30 Sharp Corp Word processor
JPS62219665A (en) * 1986-03-20 1987-09-26 Fujitsu Ltd Superlattice thin-film transistor
JPS6394682A (en) * 1986-10-08 1988-04-25 Semiconductor Energy Lab Co Ltd Manufacture of insulated-gate field-effect semiconductor device
GB2223351A (en) * 1988-09-28 1990-04-04 Philips Electronic Associated A method of manufacturing a semiconductor device having waveguide structure
US5031185A (en) * 1988-11-17 1991-07-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having a disordered superlattice
US5181089A (en) * 1989-08-15 1993-01-19 Matsushita Electric Industrial Co., Ltd. Semiconductor memory device and a method for producing the same
JPH0422185A (en) * 1990-05-17 1992-01-27 Mitsubishi Electric Corp Semiconductor optical element
US5216252A (en) * 1991-06-20 1993-06-01 Thomas Jefferson University Binary screen, system and method for single pulse dual energy radiography
JP3025982B2 (en) * 1992-01-21 2000-03-27 イビデン株式会社 Waveguide type optical directional coupler
US5555477A (en) * 1992-04-08 1996-09-10 Hitachi, Ltd. Optical transmission system constructing method and system
US5606515A (en) * 1993-02-03 1997-02-25 Instron Corporation Sensor conditioning circuitry for use with electrically excited transducers
US5346856A (en) * 1993-05-10 1994-09-13 The United States Of America As Represented By The Secretary Of The Army Method of making a selective compositional disordering of a GaAs based heterostructure by the in-diffusion of Au through a single crystal, epitaxially grown Ge film
US5422502A (en) * 1993-12-09 1995-06-06 Northern Telecom Limited Lateral bipolar transistor
EP0663699B1 (en) * 1993-12-20 1998-04-22 Nec Corporation Manufacturing method of an opto-electric semiconductor device
JP2982619B2 (en) 1994-06-29 1999-11-29 日本電気株式会社 Semiconductor optical waveguide integrated photodetector
US5466949A (en) 1994-08-04 1995-11-14 Texas Instruments Incorporated Silicon oxide germanium resonant tunneling
JPH08107253A (en) 1994-08-12 1996-04-23 Mitsubishi Electric Corp Manufacturing method of photowaveguide, semiconductor, laser-waveguide integrated device, semiconductor laser-waveguide-photodiode integrated device, semiconductor laser-waveguide-mode matching integrated device, mode matching element
US5754714A (en) * 1994-09-17 1998-05-19 Kabushiki Kaisha Toshiba Semiconductor optical waveguide device, optical control type optical switch, and wavelength conversion device
JP3270278B2 (en) 1994-12-15 2002-04-02 東芝電子エンジニアリング株式会社 Semiconductor device and manufacturing method thereof
GB9600823D0 (en) * 1996-01-16 1996-03-20 British Telecomm Distributed processing
US5682455A (en) * 1996-02-29 1997-10-28 Northern Telecom Limited Semiconductor optical waveguide
US6584245B1 (en) * 1996-05-06 2003-06-24 Teracomm Research, Inc High speed data link including a superconductive plate assembly for use in a data transmission scheme and method
EP0843361A1 (en) 1996-11-15 1998-05-20 Hitachi Europe Limited Memory device
EP0871228A3 (en) * 1997-04-09 2001-10-24 Matsushita Electric Industrial Co., Ltd. Semiconductor substrate, semiconductor device and method of manufacturing the same
US6154475A (en) * 1997-12-04 2000-11-28 The United States Of America As Represented By The Secretary Of The Air Force Silicon-based strain-symmetrized GE-SI quantum lasers
US6121100A (en) * 1997-12-31 2000-09-19 Intel Corporation Method of fabricating a MOS transistor with a raised source/drain extension
US6888175B1 (en) 1998-05-29 2005-05-03 Massachusetts Institute Of Technology Compound semiconductor structure with lattice and polarity matched heteroepitaxial layers
GB9905196D0 (en) 1999-03-05 1999-04-28 Fujitsu Telecommunications Eur Aperiodic gratings
JP2001127377A (en) * 1999-10-28 2001-05-11 Hitachi Ltd Optical transmitter and apparatus therefor
US6410941B1 (en) * 2000-06-30 2002-06-25 Motorola, Inc. Reconfigurable systems using hybrid integrated circuits with optical ports
JP2002026456A (en) * 2000-06-30 2002-01-25 Toshiba Corp Semiconductor device, semiconductor laser, method of manufacturing thereof, and method of etching
US6734453B2 (en) * 2000-08-08 2004-05-11 Translucent Photonics, Inc. Devices with optical gain in silicon
US6521549B1 (en) 2000-11-28 2003-02-18 Lsi Logic Corporation Method of reducing silicon oxynitride gate insulator thickness in some transistors of a hybrid integrated circuit to obtain increased differential in gate insulator thickness with other transistors of the hybrid circuit
US6553679B2 (en) * 2001-06-01 2003-04-29 Duane L. Todd Alignment tool for clip angles
US6656764B1 (en) * 2002-05-15 2003-12-02 Taiwan Semiconductor Manufacturing Company Process for integration of a high dielectric constant gate insulator layer in a CMOS device
US7023010B2 (en) * 2003-04-21 2006-04-04 Nanodynamics, Inc. Si/C superlattice useful for semiconductor devices
US20050268848A1 (en) * 2004-04-28 2005-12-08 Nanodynamics, Inc Atomic layer deposition apparatus and process

Patent Citations (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US505887A (en) * 1893-10-03 Drawing-rolls
US4485128A (en) * 1981-11-20 1984-11-27 Chronar Corporation Bandgap control in amorphous semiconductors
US4969031A (en) * 1982-02-03 1990-11-06 Hitachi, Ltd. Semiconductor devices and method for making the same
US4594603A (en) * 1982-04-22 1986-06-10 Board Of Trustees Of The University Of Illinois Semiconductor device with disordered active region
US4882609A (en) * 1984-11-19 1989-11-21 Max-Planck Gesellschaft Zur Forderung Der Wissenschafter E.V. Semiconductor devices with at least one monoatomic layer of doping atoms
US4937204A (en) * 1985-03-15 1990-06-26 Sony Corporation Method of making a superlattice heterojunction bipolar device
US4908678A (en) * 1986-10-08 1990-03-13 Semiconductor Energy Laboratory Co., Ltd. FET with a super lattice channel
US5081513A (en) * 1991-02-28 1992-01-14 Xerox Corporation Electronic device with recovery layer proximate to active layer
US5216262A (en) * 1992-03-02 1993-06-01 Raphael Tsu Quantum well structures useful for semiconductor devices
US5357119A (en) * 1993-02-19 1994-10-18 Board Of Regents Of The University Of California Field effect devices having short period superlattice structures using Si and Ge
US5606177A (en) * 1993-10-29 1997-02-25 Texas Instruments Incorporated Silicon oxide resonant tunneling diode structure
US5683934A (en) * 1994-09-26 1997-11-04 Motorola, Inc. Enhanced mobility MOSFET device and method
US5684817A (en) * 1995-05-12 1997-11-04 Thomson-Csf Semiconductor laser having a structure of photonic bandgap material
US6436784B1 (en) * 1995-08-03 2002-08-20 Hitachi Europe Limited Method of forming semiconductor structure
US6521519B2 (en) * 1996-12-10 2003-02-18 Mitsubishi Denki Kabushiki Kaisha MIS transistor and manufacturing method thereof
US6058127A (en) * 1996-12-13 2000-05-02 Massachusetts Institute Of Technology Tunable microcavity and method of using nonlinear materials in a photonic crystal
US5994164A (en) * 1997-03-18 1999-11-30 The Penn State Research Foundation Nanostructure tailoring of material properties using controlled crystallization
US6255150B1 (en) * 1997-10-23 2001-07-03 Texas Instruments Incorporated Use of crystalline SiOx barriers for Si-based resonant tunneling diodes
US6376337B1 (en) * 1997-11-10 2002-04-23 Nanodynamics, Inc. Epitaxial SiOx barrier/insulation layer
US6472685B2 (en) * 1997-12-03 2002-10-29 Matsushita Electric Industrial Co., Ltd. Semiconductor device
US6281518B1 (en) * 1997-12-04 2001-08-28 Ricoh Company, Ltd. Layered III-V semiconductor structures and light emitting devices including the structures
US6326311B1 (en) * 1998-03-30 2001-12-04 Sharp Kabushiki Kaisha Microstructure producing method capable of controlling growth position of minute particle or thin and semiconductor device employing the microstructure
US6344271B1 (en) * 1998-11-06 2002-02-05 Nanoenergy Corporation Materials and products using nanostructured non-stoichiometric substances
US20030162335A1 (en) * 1999-01-14 2003-08-28 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US6350993B1 (en) * 1999-03-12 2002-02-26 International Business Machines Corporation High speed composite p-channel Si/SiGe heterostructure for field effect devices
US6281532B1 (en) * 1999-06-28 2001-08-28 Intel Corporation Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering
US6501092B1 (en) * 1999-10-25 2002-12-31 Intel Corporation Integrated semiconductor superlattice optical modulator
US6566679B2 (en) * 1999-10-25 2003-05-20 Intel Corporation Integrated semiconductor superlattice optical modulator
US6621097B2 (en) * 1999-10-25 2003-09-16 Intel Corporation Integrated semiconductor superlattice optical modulator
US6274007B1 (en) * 1999-11-25 2001-08-14 Sceptre Electronics Limited Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon
US6498359B2 (en) * 2000-05-22 2002-12-24 Max-Planck-Gesellschaft Zur Foerderung Der Wissenschaften E.V. Field-effect transistor based on embedded cluster structures and process for its production
US20030034529A1 (en) * 2000-12-04 2003-02-20 Amberwave Systems Corporation CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US20030057416A1 (en) * 2001-09-21 2003-03-27 Amberwave Systems Corporation Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
US20030215990A1 (en) * 2002-03-14 2003-11-20 Eugene Fitzgerald Methods for fabricating strained layers on semiconductor substrates
US7109052B2 (en) * 2003-06-26 2006-09-19 Rj Mears, Llc Method for making an integrated circuit comprising a waveguide having an energy band engineered superlattice

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040261695A1 (en) * 2003-06-26 2004-12-30 Rj Mears, Llc. Method for making semiconductor device including band-engineered superlattice
US7033437B2 (en) * 2003-06-26 2006-04-25 Rj Mears, Llc Method for making semiconductor device including band-engineered superlattice
US9275996B2 (en) 2013-11-22 2016-03-01 Mears Technologies, Inc. Vertical semiconductor devices including superlattice punch through stop layer and related methods
US9406753B2 (en) 2013-11-22 2016-08-02 Atomera Incorporated Semiconductor devices including superlattice depletion layer stack and related methods
US9972685B2 (en) 2013-11-22 2018-05-15 Atomera Incorporated Vertical semiconductor devices including superlattice punch through stop layer and related methods
US10170560B2 (en) 2014-06-09 2019-01-01 Atomera Incorporated Semiconductor devices with enhanced deterministic doping and related methods
US9716147B2 (en) 2014-06-09 2017-07-25 Atomera Incorporated Semiconductor devices with enhanced deterministic doping and related methods
US10084045B2 (en) 2014-11-25 2018-09-25 Atomera Incorporated Semiconductor device including a superlattice and replacement metal gate structure and related methods
US9722046B2 (en) 2014-11-25 2017-08-01 Atomera Incorporated Semiconductor device including a superlattice and replacement metal gate structure and related methods
US9941359B2 (en) 2015-05-15 2018-04-10 Atomera Incorporated Semiconductor devices with superlattice and punch-through stop (PTS) layers at different depths and related methods
US9899479B2 (en) 2015-05-15 2018-02-20 Atomera Incorporated Semiconductor devices with superlattice layers providing halo implant peak confinement and related methods
US9721790B2 (en) 2015-06-02 2017-08-01 Atomera Incorporated Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control
US9558939B1 (en) 2016-01-15 2017-01-31 Atomera Incorporated Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source

Also Published As

Publication number Publication date
US7436026B2 (en) 2008-10-14
US20050029509A1 (en) 2005-02-10
EP1644983A1 (en) 2006-04-12
JP2007521648A (en) 2007-08-02
US7018900B2 (en) 2006-03-28
US20050173696A1 (en) 2005-08-11
US7279701B2 (en) 2007-10-09
US20050184286A1 (en) 2005-08-25
EP1644983B1 (en) 2008-10-29
US7109052B2 (en) 2006-09-19
US20050110003A1 (en) 2005-05-26
US20050029510A1 (en) 2005-02-10
US20050032260A1 (en) 2005-02-10
CA2530065C (en) 2011-12-20
AU2004300982B2 (en) 2007-10-25
US7279699B2 (en) 2007-10-09
US20050087737A1 (en) 2005-04-28
AU2004300982A1 (en) 2005-02-24
US20050173697A1 (en) 2005-08-11
CA2530065A1 (en) 2005-02-24
US20050029511A1 (en) 2005-02-10
US7303948B2 (en) 2007-12-04
US7432524B2 (en) 2008-10-07
US7446334B2 (en) 2008-11-04
US7265002B2 (en) 2007-09-04
US7288457B2 (en) 2007-10-30
WO2005018005A1 (en) 2005-02-24
US20050118767A1 (en) 2005-06-02
US20050031247A1 (en) 2005-02-10
US20050090048A1 (en) 2005-04-28
US7435988B2 (en) 2008-10-14

Similar Documents

Publication Publication Date Title
US7279699B2 (en) Integrated circuit comprising a waveguide having an energy band engineered superlattice
US10884185B2 (en) Semiconductor device including vertically integrated optical and electronic devices and comprising a superlattice
US7227174B2 (en) Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
US7229902B2 (en) Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction
US7045813B2 (en) Semiconductor device including a superlattice with regions defining a semiconductor junction
US7045377B2 (en) Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
US7491587B2 (en) Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer
US7880161B2 (en) Multiple-wavelength opto-electronic device including a superlattice
US7863066B2 (en) Method for making a multiple-wavelength opto-electronic device including a superlattice
US20070063186A1 (en) Method for making a semiconductor device including a front side strained superlattice layer and a back side stress layer
US20070063185A1 (en) Semiconductor device including a front side strained superlattice layer and a back side stress layer
US20060289049A1 (en) Semiconductor Device Having a Semiconductor-on-Insulator (SOI) Configuration and Including a Superlattice on a Thin Semiconductor Layer
WO2006031601A9 (en) Integrated circuit comprising an active optical device having an energy band engineered superlattice and associated fabrication methods
CA2612243A1 (en) Semiconductor device having a semiconductor-on-insulator (soi) configuration and including a superlattice on a thin semiconductor layer and associated methods

Legal Events

Date Code Title Description
AS Assignment

Owner name: RJ MEARS, LLC, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MEARS, ROBERT J.;STEPHENSON, ROBERT JOHN;REEL/FRAME:015785/0225;SIGNING DATES FROM 20040907 TO 20040908

AS Assignment

Owner name: MEARS TECHNOLOGIES, INC., MASSACHUSETTS

Free format text: CHANGE OF NAME;ASSIGNOR:RJ MEARS, LLC;REEL/FRAME:019817/0236

Effective date: 20070314

Owner name: MEARS TECHNOLOGIES, INC.,MASSACHUSETTS

Free format text: CHANGE OF NAME;ASSIGNOR:RJ MEARS, LLC;REEL/FRAME:019817/0236

Effective date: 20070314

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION