US20050017345A1 - Flexible tape electronics packaging and methods of manufacture - Google Patents
Flexible tape electronics packaging and methods of manufacture Download PDFInfo
- Publication number
- US20050017345A1 US20050017345A1 US10/921,384 US92138404A US2005017345A1 US 20050017345 A1 US20050017345 A1 US 20050017345A1 US 92138404 A US92138404 A US 92138404A US 2005017345 A1 US2005017345 A1 US 2005017345A1
- Authority
- US
- United States
- Prior art keywords
- lands
- conductor region
- substrate
- traces
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0097—Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
Definitions
- the inventive subject matter relates generally to electronics packaging and, more particularly, to an electronic package that includes an integrated circuit packaged on a flexible tape substrate, and to manufacturing methods related thereto.
- Integrated circuits have typically been assembled into electronic packages by physically and electrically coupling them to a substrate made of organic or ceramic material.
- IC packages can be physically and electrically coupled to a secondary substrate such as a printed circuit board (PCB) or motherboard to form an “electronic assembly”.
- PCB printed circuit board
- the “electronic assembly” can be part of an “electronic system”.
- An “electronic system” is broadly defined herein as any product comprising an “electronic assembly”.
- Examples of electronic systems include computers (e.g., desktop, laptop, hand-held, server, etc.), wireless communications devices (e.g., cellular phones, cordless phones, pagers, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, MP3 (Motion Picture Experts Group, Audio Layer 3) players, etc.), and the like.
- computers e.g., desktop, laptop, hand-held, server, etc.
- wireless communications devices e.g., cellular phones, cordless phones, pagers, etc.
- computer-related peripherals e.g., printers, scanners, monitors, etc.
- entertainment devices e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, MP3 (Motion Picture Experts Group, Audio Layer 3) players, etc.
- manufacturers of high-end IC packages such as processors
- hand-held electronic systems such as cellular telephones, palm-top computers, personal digital assistants, calculators, MP3 players, watches, hearing aids, and similar equipment typically require ICs in thin, light-weight, and/or flexible packages.
- An IC substrate may comprise a number of metal layers selectively patterned to provide metal interconnect lines (referred to herein as “traces”), and one or more electronic components mounted on one or more surfaces of the substrate.
- the electronic component or components are functionally connected to other elements of an electronic system through a hierarchy of electrically conductive paths that include the substrate traces.
- the substrate traces typically carry signals that are transmitted between the electronic components, such as ICs, of the system.
- Some ICs have a relatively large number of input/output (I/O) terminals (also called “lands”), as well as a large number of power and ground terminals or lands.
- I/O input/output
- SMT Surface mount technology
- C4 controlled collapse chip connect
- SMT spin transfer transfer
- a substrate such as a printed circuit board (PCB) or motherboard.
- Solder bumps for example, can be employed between lands on the IC package and corresponding lands on the PCB.
- FIG. 1 is a block diagram of an electronic system incorporating at least one electronic assembly with a flexible tape package in accordance with an embodiment of the invention
- FIG. 2 illustrates a cross-sectional representation of a prior art electronic assembly comprising an IC package mounted on a printed circuit board (PCB);
- PCB printed circuit board
- FIG. 3 illustrates a partially exploded cross-sectional representation of a flexible tape package assembly, taken along dashed line 400 of FIG. 4 , including a die aligned for mounting to a flexible tape substrate overlying a secondary substrate, such as a PCB, in accordance with an embodiment of the invention;
- FIG. 4 illustrates a top-view of the flexible tape package assembly shown in FIG. 3 , with cut-away portions corresponding to dashed line 300 of FIG. 3 ;
- FIGS. 5-10 together illustrate different stages in a process of fabricating a flexible tape package assembly, in accordance with an embodiment of the invention, wherein:
- FIG. 5 illustrates a top view of a flexible tape substrate having a pattern of lands thereon
- FIG. 6 illustrates a top view of a flexible tape substrate having solder paste applied to lands on a surface thereof
- FIG. 7 illustrates a top view of a flexible tape substrate with dice mounted on a surface thereof
- FIG. 8 illustrates a bottom view of a segment of flexible tape IC package having solder balls on a surface thereof
- FIG. 9 illustrates a top view of a portion of a secondary substrate, such as a PCB, having a flexible tape IC package mounted thereon;
- FIG. 10 illustrates a top view of a portion of the secondary substrate and flexible tape IC package of FIG. 9 , with leads mounted;
- FIG. 11 is a flow diagram illustrating a method of fabricating a flexible IC package substrate, in accordance with one or more embodiments of the invention.
- FIGS. 12A and 12B together form a flow diagram illustrating a method of fabricating an electronic assembly, in accordance with one or more embodiments of the invention.
- Embodiments of the invention provide a solution to thickness, weight, and/or rigidity limitations in an IC package, and to loop induction problems that are associated with prior art IC packages, by substituting a flexible tape for a rigid organic package substrate.
- an IC is mounted on a flexible tape substrate using a ball grid array (BGA) arrangement.
- BGA ball grid array
- Other mounting arrangements, including lead bonding, can be used in conjunction with or in place of BGA mounting.
- the flexible tape can comprise one or more layers, conductive traces, and patterns of lands.
- Various embodiments are illustrated and described herein, including methods of fabrication, as well as application of the flexible tape package to an electronic assembly, an electronic system, and a data processing system.
- FIG. 1 is a block diagram of an electronic system 1 incorporating at least one electronic assembly 4 with a flexible tape package in accordance with an embodiment of the invention.
- Electronic assembly 4 has a reduced weight and a reduced thickness or stack height.
- Electronic assembly 4 can also possess a degree of flexibility, such that it can be bent or molded for particular applications.
- Electronic system 1 is merely one example of an electronic system in which embodiments of the invention can be used.
- electronic system 1 comprises a data processing system that includes a system bus 2 to couple the various components of the system.
- System bus 2 provides communications links among the various components of the electronic system 1 and can be implemented as a single bus, as a combination of busses, or in any other suitable manner.
- Electronic assembly 4 is coupled to system bus 2 .
- Electronic assembly 4 can include any circuit or combination of circuits.
- electronic assembly 4 includes a processor 6 which can be of any type.
- processor means any type of computational circuit such as, but not limited to, a microprocessor, a microcontroller, a complex instruction set computing (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a graphics processor, a digital signal processor (DSP), or any other type of processor or processing circuit.
- CISC complex instruction set computing
- RISC reduced instruction set computing
- VLIW very long instruction word
- DSP digital signal processor
- circuits that can be included in electronic assembly 4 are a custom circuit, an application-specific integrated circuit (ASIC), or the like, such as, for example, one or more circuits (such as a communications circuit 7 ) for use in wireless devices like cellular telephones, pagers, portable computers, two-way radios, and similar electronic systems.
- ASIC application-specific integrated circuit
- Electronic assembly 4 can perform any other type of function.
- Electronic system 1 can also include an external memory 10 , which in turn can include one or more memory elements suitable to the particular application, such as a main memory 12 in the form of random access memory (RAM), one or more hard drives 14 , and/or one or more drives that handle removable media 16 such as floppy diskettes, compact disks (CDs), digital video disk (DVD), and the like.
- a main memory 12 in the form of random access memory (RAM)
- hard drives 14 a hard drives
- removable media 16 such as floppy diskettes, compact disks (CDs), digital video disk (DVD), and the like.
- Electronic system 1 can also include a display device 8 , a speaker 9 , and a keyboard and/or controller 20 , which can include a mouse, trackball, game controller, microphone, voice-recognition device, or any other device that permits a system user to input information into and receive information from the electronic system 1 .
- a display device 8 can also include a keyboard and/or controller 20 , which can include a mouse, trackball, game controller, microphone, voice-recognition device, or any other device that permits a system user to input information into and receive information from the electronic system 1 .
- a keyboard and/or controller 20 which can include a mouse, trackball, game controller, microphone, voice-recognition device, or any other device that permits a system user to input information into and receive information from the electronic system 1 .
- system 1 could be a hearing aid, a pacemaker, a wristwatch, a pager, a cellular phone, an Internet appliance, a personal digital assistant (PDA), or a palmtop computer.
- PDA personal digital assistant
- many other different embodiments can also take advantage of the relatively low stack height, relatively low weight, and relatively high degree of flexibility of electronic packaging provided by embodiments of the invention.
- FIG. 2 illustrates a cross-sectional representation of a prior art electronic assembly comprising an IC package mounted on a printed circuit board (PCB).
- the prior art electronic package includes die 50 having a plurality of signal and power supply lands (not shown) on its lower surface.
- the package also includes substrate 60 , e.g. an IC package substrate, having a plurality of signal and power supply lands (not shown) on its upper surface that are coupled to corresponding lands of die 50 through bumps or balls 56 .
- IC package substrate 60 is typically formed of an organic material.
- FR-4 is one type of organic material that is widely used.
- IC package substrate 60 comprises a plurality of signal and power supply lands 64 on its lower surface. Lands 64 of IC package substrate 60 are coupled to corresponding lands 72 of a secondary substrate, such as printed circuit board PCB 70 , through solder balls or bumps 66 .
- PCB 70 can optionally have lands 74 on its lower surface for attachment to an additional substrate or other packaging structure in the packaging hierarchy.
- the “stack height” 68 is the distance between the upper surface of die 50 and the upper surface of PCB 70 . It is desirable to minimize the stack height 68 in order to provide an electronic assembly having minimum thickness and minimal loop inductance. It will be understood that the stack height of a prior art electronic assembly that utilizes a socket arrangement would typically be even greater than the BGA assembly illustrated in FIG. 2 .
- FIG. 3 illustrates a partially exploded cross-sectional representation of a flexible tape package assembly 100 , taken along dashed line 400 of FIG. 4 , including a die 110 aligned for mounting to a flexible tape substrate 120 overlying a secondary substrate 130 , such as a PCB, in accordance with an embodiment of the invention.
- a secondary substrate 130 such as a PCB
- Die 110 can be any type of IC, such as a processor, memory chip, chipset component, or the like.
- die 110 comprises a plurality of electronic circuits and signal conductors (not shown) that terminate in lands (not shown) arranged in several rows near the periphery 114 of the bottom surface of die 110 (as viewed in FIG. 3 , with die 110 in a flip-chip orientation).
- Die 110 also comprises a plurality of power and ground conductors (not shown) that terminate in lands (not shown) within the central core region 115 of die 110 .
- the signal and power lands on the lower surface of die 110 can be coupled to corresponding lands, pads, or signal nodes (not shown) on substrate 120 by appropriate connections such as solder bumps or solder balls 112 , and 113 , respectively. That is, viewing both FIGS.
- signal lands around the periphery 114 of the bottom surface of die 110 can be coupled to corresponding signal lands 124 around the periphery 134 of a “conductor region” (as such term is defined further below) on the upper surface of substrate 120
- power and ground lands within the central core region 115 of the bottom surface of die 110 can be coupled to corresponding power and ground lands 129 within the central core region 135 of the “conductor region” on the upper surface of substrate 120 .
- Flexible substrate 120 in the embodiment shown in FIG. 3 , comprises three layers 121 - 123 .
- layers 121 - 123 are contiguous, i.e. physically touching.
- Substrate 120 can be formed of a thin, flexible, electrically insulating tape or film.
- Such films are well known in the tape automated bonding (TAB) art.
- TAB tape automated bonding
- Such films can be formed of various materials. For example, they can be formed of polymeric films, such as polyimide. Other possible materials include polyester, polyparabanic acid, epoxy, and fiberglass.
- each layer of flexible substrate 120 has a thickness of approximately 0.20 mm, and the overall thickness of flexible substrate 120 , comprising three layers 121 - 123 , is approximately 0.60 mm.
- the overall thickness of flexible substrate 120 comprising three layers 121 - 123 , is approximately 0.60 mm.
- thicker or thinner film could be used.
- each layer of film can be in the range of approximately 0.15 mm to 0.30 mm.
- Upper layer 123 has formed directly on its upper surface a plurality of signal terminals or lands 124 and power and ground lands 129 to couple with corresponding pads of IC 110 through signal bumps 112 and power and ground bumps 113 , respectively.
- Other lands 127 can also be formed on the upper surface of upper layer 123 . Lands 127 can be used to couple to corresponding terminals 132 on the upper surface of PCB 130 through wire leads such as lead 140 .
- conductive traces Between upper layer 123 and middle layer 122 are formed a plurality of conductive traces, such as trace 125 . Likewise, between middle layer 122 and bottom layer 121 are formed a plurality of conductive traces, such as trace 131 . Traces can be formed using any suitable conductive material, such as copper, aluminum, silver, or the like.
- Bottom layer 121 has formed on its lower surface a plurality of lands such as lands 128 .
- Conductive vias such as vias 126
- layers 121 - 123 are illustrated in the embodiment shown in FIG. 3 , fewer or more layers could be used. For example, just one layer could be used. Further, not all layers need to be electrically insulating, because one or more ground planes could be inserted that are formed of any suitable electrically conductive material.
- Substrate 120 can be mounted on a secondary substrate such as PCB 130 by coupling lands 128 of substrate 120 to corresponding terminals 132 on the upper surface of PCB 130 .
- lands 128 are coupled to terminals 132 via a ball grid array (BGA) of solder balls (not shown in FIG. 3 ).
- BGA ball grid array
- lands on the upper surface of substrate 120 can be coupled to corresponding lands 132 on the upper surface of PCB 130 through conductive leads or wires, such as lead 140 .
- conductive leads or wires such as lead 140 .
- a combination of BGA and wire lead attachments can be used.
- Substrate 130 can be of any type, such as a printed circuit board (PCB) or card, a motherboard, or any other type of packaging element.
- Substrate 130 can be a multi-layered substrate or a single-layered substrate. Embodiments of the invention are not to be construed as limited to any particular type of substrate 130 or to any particular method of coupling substrate 120 to substrate 130 .
- Substrate 130 can optionally have lands (not shown) on its lower surface for attachment to an additional substrate or other packaging structure.
- the resulting stack height of flexible tape package assembly 100 is significantly less than that of the prior art electronic assembly illustrated in FIG. 2 .
- the resulting overall stack height is approximately 20% less than the stack height of the prior art electronic assembly illustrated in FIG. 2 , assuming the thicknesses of the die and die bumps, and the interconnect between the package and the PCB are held constant. Even thinner assemblies can be achieved by using fewer layers within flexible tape package assembly 100 .
- FIG. 4 illustrates a top-view of the flexible tape package assembly 100 shown in FIG. 3 , with cut-away portions corresponding to dashed line 300 of FIG. 3 .
- a first cut-away portion A is to the left of line 101 .
- a second cut-away portion B is between lines 101 and 102 .
- a third cut-away portion C is to the right of line 102 .
- the top-view of flexible tape package assembly 100 shown in portion A includes the top of IC 110 as mounted upon flexible tape package substrate 120 by way of, for example, a surface mount technique, such as a BGA pattern that can include signal lands 124 (shown in dashed lines in portion A, since they are underneath IC 110 ). Signal lands 124 are located at the periphery 134 of the “conductor region” (as defined below).
- Substrate 120 can be mounted to a secondary substrate, such as PCB 130 , in at least two different ways, both of which are illustrated in portion A, or in a combination of these two ways.
- a first way is using a BGA pattern that can include lands on the bottom surface of substrate 120 , such as lands 128 (shown in dashed lines in portions A-C, since they are underneath substrate 120 ), that are coupled to corresponding terminals on the upper surface of PCB 130 (such as terminals 132 shown in FIG. 3 ).
- Another way is using conductive leads or wires, such as lead 140 , which couples a land 127 on the upper surface of flexible tape package substrate 120 to a corresponding terminal 132 on the upper surface of PCB 130 .
- the top-view of flexible tape package assembly 100 shown in portion B includes the top of flexible tape package substrate 120 , showing a BGA pattern on its upper surface, which includes power and ground lands 129 .
- Power and ground lands 129 are in a central core region 135 of the “conductor region” (as defined below).
- the top-view of flexible tape package assembly 100 shown in portion C is of the top of layer 121 , showing a plurality of conductive traces 131 on the upper surface of layer 121 . Also shown (in dashed outline) are lands 128 on the bottom surface of substrate 120 . Lands 128 can be coupled to traces 131 using vias such as vias 126 .
- Flexible tape package substrate 120 has a “conductor region” that is adapted to have mounted thereon an IC, such as IC 110 .
- a “conductor region” means a region that can contain vias, traces, and/or lands anywhere within the boundary of the region, as defined for example by dashed outline 519 of FIG. 5 (to be described below).
- a “conductor region” is typically substantially square or rectangular, though it need not be limited to such shapes.
- a “conductor region” is distinguishable from a tape automated bonding (TAB) lead-frame conductive pattern, which has conductive leads and pads that are located at the periphery of the pattern, surrounding an IC, but which does not have traces, vias, or lands beneath the IC.
- TAB tape automated bonding
- Flexible tape package substrate 120 can include sprockets 104 that are outside the conductor region. Sprockets 104 can be used in conjunction with a suitable transport mechanism (not shown) to facilitate production movement within a high volume manufacturing environment, at least until the flexible tape is separated or “singulated” into individual IC-mounted tape segments.
- FIGS. 5-10 together illustrate different stages in a process of fabricating a flexible tape package assembly, in accordance with an embodiment of the invention.
- FIG. 5 illustrates a top view of a flexible tape substrate 500 having a pattern of lands 524 , 527 , and 528 thereon.
- flexible tape substrate 500 has been formed, and it comprises several layers.
- Dashed outlines 519 show locations where ICs will subsequently be mounted. Within each dashed outline 519 appears an illustrative pattern of lands, such as land 524 , which will be coupled to corresponding pads on the bottom of an IC.
- the pattern is a BGA.
- lands 528 (shown in dashed outline) on the bottom surface of flexible tape substrate 500 , which will be used to mount flexible tape substrate 500 to a secondary substrate, such as a PCB.
- lands 527 are seen on the upper surface of flexible tape substrate 500 , and they can be coupled to corresponding lands on the PCB using wire leads if desired.
- Sprockets 504 can be provided to enable transport of the flexible tape substrate 500 through a high volume manufacturing area.
- FIG. 6 illustrates a top view of a flexible tape substrate 500 having solder paste applied to lands 524 on a surface thereof.
- solder paste Prior to mounting ICs on flexible tape substrate 500 , solder paste can be applied to all exposed lands on flexible tape substrate 500 , or alternatively just to lands 524 (as indicated by cross-hatching) to which the ICs will be mounted.
- the ICs can have a bump or ball pattern already applied. Alternatively, a ball pattern could be applied to lands 524 of flexible tape substrate 500 .
- FIG. 7 illustrates a top view of a flexible tape substrate 500 with dice 520 mounted on a surface thereof.
- Dice 520 can be mounted using a BGA arrangement in which solder bumps or balls on the lower surfaces of dice 520 are coupled using, for example, a solder reflow process, to corresponding lands 524 (shown in dashed outline) on the upper surface of flexible tape substrate 500 .
- FIG. 8 illustrates a bottom view of a segment of flexible tape IC package 501 having solder balls on a surface thereof. Seen in dashed outline 520 is an IC mounted on the upper surface of flexible tape IC package 501 .
- flexible tape substrate 500 Prior to this stage in the process, flexible tape substrate 500 has been segmented or “singulated” into individual tape segments. After singulation, the individual flexible tape substrate segments, referred to hereinafter as flexible tape IC packages 501 , are typically placed into transport carriers or trays for subsequent testing and possibly other manufacturing and shipping operations. Next, solder balls are formed on corresponding lands 528 .
- FIG. 9 illustrates a top view of a portion of a secondary substrate 530 , such as a PCB, having a flexible tape IC package 501 mounted thereon.
- Flexible tape IC package 501 includes IC 520 .
- a pattern of lands 528 (in dashed outline) on the bottom of flexible tape IC package 501 , which pattern can be a BGA.
- flexible tape IC package 501 has been aligned with PCB 530 , and lands 528 have been coupled to corresponding terminals (not shown) on PCB 530 , e.g. using a solder reflow process.
- FIG. 10 illustrates a top view of a portion of the secondary substrate 530 and flexible tape IC package 501 of FIG. 9 , with leads 540 mounted.
- flexible tape IC package 501 can be mounted using solely a BGA pattern, using solely lead bonding, or using a combination of BGA and lead bonding. If lead bonding is used, leads 540 are coupled between lands 527 on the upper surface of flexible tape IC package 501 and corresponding terminals 532 on the upper surface of PCB 530 .
- FIG. 11 is a flow diagram illustrating a method 600 of fabricating a flexible IC package substrate, in accordance with one or more embodiments of the invention.
- a thin, flexible substrate is provided.
- the substrate is formed of material such as a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, fiberglass, or a combination of these materials.
- the substrate has a “conductor region” (as defined earlier) adapted to mount an IC.
- the substrate can include from 1 to N layers.
- the substrate can also include, if desired, sprocket holes located outside the “conductor region”.
- a plurality of traces are formed in the conductor region.
- the traces can be formed on different layers, or they can be formed on one layer.
- a plurality of lands are formed that are coupled to certain traces of the plurality of traces.
- the lands can be formed on opposite sides of the substrate, or on just one side of the substrate.
- the lands are arranged in one or more ball grid arrays (BGAs).
- solder bumps or balls are formed on the plurality of lands.
- the solder balls can be formed on different groups of the lands. For example, a first set of lands can be covered with solder balls in order to couple the substrate to an IC, and a second set of lands can be covered with solder balls in order to couple the substrate (including IC) to a PCB.
- the process ends at 610 .
- FIGS. 12A and 12B together form a flow diagram illustrating a method 700 of fabricating an electronic assembly, in accordance with one or more embodiments of the invention.
- a thin, flexible substrate is provided.
- the substrate is formed of material such as a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, fiberglass, or a combination of these materials.
- the substrate has a “conductor region” (as defined earlier) that includes a plurality of traces and a plurality of lands coupled to certain traces.
- the substrate can include from 1 to N layers, each comprising a plurality of traces in the “conductor region”.
- the lands can be formed on different layers.
- the substrate can also include, if desired, sprocket holes located outside the “conductor region”.
- solder balls are formed on a first set of lands, which can be a ball grid array (BGA).
- BGA ball grid array
- pads of an IC are coupled to corresponding ones of the first set of lands using, for example, a solder reflow operation.
- the substrate is mounted on an additional substrate, such as a PCB.
- an additional substrate such as a PCB.
- Either or both of the following techniques can be used: (1) use a BGA pattern between the substrate and the PCB, by forming solder balls on a second set of the lands, and coupling ones of the second set of lands to corresponding terminals on the PCB; (2) use leads between the substrate and the PCB, by coupling leads, such as wires, between corresponding ones of a third set of lands and additional terminals of the PCB.
- the process ends in 710 .
- FIGS. 11, 12A , and 12 B can be performed in a different order from those described herein. Also, it will be understood that while an “end” block is shown in FIGS. 11 and 12 B, these methods can be performed continuously.
- Embodiments of the invention provide for a lightweight electronic package, in several different embodiments, and for methods of manufacture thereof, that minimize the thickness of the package, and that offer some degree of flexibility and/or of moldability. Loop inductance within the package is also reduced, because conductive paths through the flexible tape substrate are shorter than they are through an organic substrate.
- An electronic system and/or data processing system that incorporate one or more electronic assemblies that utilize the present disclosure can be produced in configurations having reduced thickness and weight, and with enhanced flexibility and electronic performance, and such systems are therefore more commercially attractive.
- the present disclosure can be implemented in a number of different embodiments, including an electronic package substrate, an electronic package, an electronic system, a data processing system, one or more methods of fabricating a flexible tape package, and one or more methods of fabricating a flexible tape package assembly.
- Other embodiments will be readily apparent to those of ordinary skill in the art.
- the elements, materials, geometries, dimensions, and sequence of operations can all be varied to suit particular packaging requirements.
- embodiments of the invention are not to be construed as limited to use in ball grid array (BGA) packages, and they can be used with any other type of IC packaging technology where the herein-described features of the present disclosure provide an advantage, e.g. land grid array (LGA), chip scale package (CSP), or the like.
- BGA ball grid array
- LGA land grid array
- CSP chip scale package
- flexible tape substrates can be implemented.
- the structure, including types of materials used, dimensions, layout, electrical properties, and so forth, of flexible tape substrates can be built in a wide variety of embodiments, depending upon the requirements of the IC package and/or electronic assembly of which the flexible tape substrate forms a part.
- the electronic component that is mounted on flexible tape substrate is an IC
- the electronic component could also be a passive component such as a resistor, capacitor, or inductor, or any other type of electronic component, whether or not implemented as an IC, such as an oscillator, filter, sensor, variable resistor, fuse, coil, or the like.
- FIGS. 1 through 10 are merely representational and are not drawn to scale. Certain proportions thereof may be exaggerated, while others may be minimized.
- FIGS. 1 and 3 - 12 B are intended to illustrate various implementations of the invention embodiments that can be understood and appropriately carried out by those of ordinary skill in the art.
Abstract
To decrease the weight and the thickness, and to increase the flexibility, of an electronics package, the package includes an integrated circuit (IC) mounted on a flexible tape substrate. In an embodiment, an IC is mounted on a flexible tape substrate using a ball grid array arrangement; however, other arrangements, including lead bonding, can be used. The flexible tape substrate can comprise conductive traces, vias, and patterns of lands on one or more layers. Methods of fabrication, as well as application of the flexible tape package to an electronic assembly, an electronic system, and a data processing system, are also described.
Description
- This application is a continuation of application U.S. Ser. No. 09/893,036, filed on Jun. 27, 2001, which is incorporated herein by reference.
- The inventive subject matter relates generally to electronics packaging and, more particularly, to an electronic package that includes an integrated circuit packaged on a flexible tape substrate, and to manufacturing methods related thereto.
- Integrated circuits (ICs) have typically been assembled into electronic packages by physically and electrically coupling them to a substrate made of organic or ceramic material. One or more such IC packages can be physically and electrically coupled to a secondary substrate such as a printed circuit board (PCB) or motherboard to form an “electronic assembly”. The “electronic assembly” can be part of an “electronic system”. An “electronic system” is broadly defined herein as any product comprising an “electronic assembly”. Examples of electronic systems include computers (e.g., desktop, laptop, hand-held, server, etc.), wireless communications devices (e.g., cellular phones, cordless phones, pagers, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, MP3 (Motion Picture Experts Group, Audio Layer 3) players, etc.), and the like.
- In the field of electronic systems there is an incessant competitive pressure among manufacturers to drive the performance of their equipment up while driving down production costs. This is particularly true regarding the packaging of ICs, where each new generation of packaging must provide increased performance while generally being smaller or more compact in size. As market forces drive equipment manufacturers to produce electronic systems with increased performance and decreased size, IC packaging accordingly also needs to support these requirements.
- In addition, manufacturers of high-end IC packages, such as processors, are experiencing increasing demand for IC packages mounted in thin, light-weight, and/or resilient packaging, because such packaging is useful for many applications. For example, hand-held electronic systems, such as cellular telephones, palm-top computers, personal digital assistants, calculators, MP3 players, watches, hearing aids, and similar equipment typically require ICs in thin, light-weight, and/or flexible packages.
- An IC substrate may comprise a number of metal layers selectively patterned to provide metal interconnect lines (referred to herein as “traces”), and one or more electronic components mounted on one or more surfaces of the substrate. The electronic component or components are functionally connected to other elements of an electronic system through a hierarchy of electrically conductive paths that include the substrate traces. The substrate traces typically carry signals that are transmitted between the electronic components, such as ICs, of the system. Some ICs have a relatively large number of input/output (I/O) terminals (also called “lands”), as well as a large number of power and ground terminals or lands.
- Surface mount technology (SMT) is a widely known technique for coupling ICs to a substrate. One of the conventional methods for surface-mounting an IC on a substrate is called “controlled collapse chip connect” (C4). In fabricating a C4 package, the electrically conductive terminals or lands of an IC component are soldered directly to corresponding lands on the surface of the substrate using reflowable solder bumps or balls. The C4 process is widely used because of its robustness and simplicity.
- In addition to using SMT to couple an individual IC die to a substrate, it is also well known to use SMT to couple an IC package to a substrate such as a printed circuit board (PCB) or motherboard. Solder bumps, for example, can be employed between lands on the IC package and corresponding lands on the PCB.
- As the internal circuitry of ICs, such as processors, operates at higher and higher clock frequencies, and as ICs operate at higher and higher power levels, the amount of loop inductance produced within IC packages and electronic assemblies can increase to unacceptable levels.
- For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a significant need in the art for apparatus and methods for packaging an IC that minimize the thickness and weight of the packaging, and that minimize loop inductance within the packaging.
-
FIG. 1 is a block diagram of an electronic system incorporating at least one electronic assembly with a flexible tape package in accordance with an embodiment of the invention; -
FIG. 2 illustrates a cross-sectional representation of a prior art electronic assembly comprising an IC package mounted on a printed circuit board (PCB); -
FIG. 3 illustrates a partially exploded cross-sectional representation of a flexible tape package assembly, taken along dashedline 400 ofFIG. 4 , including a die aligned for mounting to a flexible tape substrate overlying a secondary substrate, such as a PCB, in accordance with an embodiment of the invention; -
FIG. 4 illustrates a top-view of the flexible tape package assembly shown inFIG. 3 , with cut-away portions corresponding to dashedline 300 ofFIG. 3 ; -
FIGS. 5-10 together illustrate different stages in a process of fabricating a flexible tape package assembly, in accordance with an embodiment of the invention, wherein: -
FIG. 5 illustrates a top view of a flexible tape substrate having a pattern of lands thereon; -
FIG. 6 illustrates a top view of a flexible tape substrate having solder paste applied to lands on a surface thereof; -
FIG. 7 illustrates a top view of a flexible tape substrate with dice mounted on a surface thereof; -
FIG. 8 illustrates a bottom view of a segment of flexible tape IC package having solder balls on a surface thereof; -
FIG. 9 illustrates a top view of a portion of a secondary substrate, such as a PCB, having a flexible tape IC package mounted thereon; -
FIG. 10 illustrates a top view of a portion of the secondary substrate and flexible tape IC package ofFIG. 9 , with leads mounted; -
FIG. 11 is a flow diagram illustrating a method of fabricating a flexible IC package substrate, in accordance with one or more embodiments of the invention; and -
FIGS. 12A and 12B together form a flow diagram illustrating a method of fabricating an electronic assembly, in accordance with one or more embodiments of the invention. - In the following detailed description of embodiments of the invention, reference is made to the accompanying drawings that form a part hereof, and in which are shown by way of illustration specific preferred embodiments. These embodiments are described in sufficient detail to enable those skilled in the art to practice them, and it is to be understood that other embodiments may be utilized and that mechanical, chemical, structural, electrical, and procedural changes may be made without departing from the spirit and scope of the present disclosure. Such embodiments of the inventive subject matter may be referred to, individually and/or collectively, herein by the term “invention” merely for convenience and without intending to voluntarily limit the scope of this application to any single invention or inventive concept if more than one is in fact disclosed. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of embodiments of the invention is defined only by the appended claims.
- Embodiments of the invention provide a solution to thickness, weight, and/or rigidity limitations in an IC package, and to loop induction problems that are associated with prior art IC packages, by substituting a flexible tape for a rigid organic package substrate. In an embodiment, an IC is mounted on a flexible tape substrate using a ball grid array (BGA) arrangement. Other mounting arrangements, including lead bonding, can be used in conjunction with or in place of BGA mounting. The flexible tape can comprise one or more layers, conductive traces, and patterns of lands. Various embodiments are illustrated and described herein, including methods of fabrication, as well as application of the flexible tape package to an electronic assembly, an electronic system, and a data processing system.
-
FIG. 1 is a block diagram of anelectronic system 1 incorporating at least oneelectronic assembly 4 with a flexible tape package in accordance with an embodiment of the invention.Electronic assembly 4 has a reduced weight and a reduced thickness or stack height.Electronic assembly 4 can also possess a degree of flexibility, such that it can be bent or molded for particular applications. -
Electronic system 1 is merely one example of an electronic system in which embodiments of the invention can be used. In this example,electronic system 1 comprises a data processing system that includes asystem bus 2 to couple the various components of the system.System bus 2 provides communications links among the various components of theelectronic system 1 and can be implemented as a single bus, as a combination of busses, or in any other suitable manner. -
Electronic assembly 4 is coupled tosystem bus 2.Electronic assembly 4 can include any circuit or combination of circuits. In an embodiment,electronic assembly 4 includes aprocessor 6 which can be of any type. As used herein, “processor” means any type of computational circuit such as, but not limited to, a microprocessor, a microcontroller, a complex instruction set computing (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a graphics processor, a digital signal processor (DSP), or any other type of processor or processing circuit. - Other types of circuits that can be included in
electronic assembly 4 are a custom circuit, an application-specific integrated circuit (ASIC), or the like, such as, for example, one or more circuits (such as a communications circuit 7) for use in wireless devices like cellular telephones, pagers, portable computers, two-way radios, and similar electronic systems.Electronic assembly 4 can perform any other type of function. -
Electronic system 1 can also include anexternal memory 10, which in turn can include one or more memory elements suitable to the particular application, such as a main memory 12 in the form of random access memory (RAM), one or morehard drives 14, and/or one or more drives that handle removable media 16 such as floppy diskettes, compact disks (CDs), digital video disk (DVD), and the like. -
Electronic system 1 can also include adisplay device 8, aspeaker 9, and a keyboard and/orcontroller 20, which can include a mouse, trackball, game controller, microphone, voice-recognition device, or any other device that permits a system user to input information into and receive information from theelectronic system 1. - Among various embodiments,
system 1 could be a hearing aid, a pacemaker, a wristwatch, a pager, a cellular phone, an Internet appliance, a personal digital assistant (PDA), or a palmtop computer. However, many other different embodiments can also take advantage of the relatively low stack height, relatively low weight, and relatively high degree of flexibility of electronic packaging provided by embodiments of the invention. -
FIG. 2 illustrates a cross-sectional representation of a prior art electronic assembly comprising an IC package mounted on a printed circuit board (PCB). The prior art electronic package includes die 50 having a plurality of signal and power supply lands (not shown) on its lower surface. - The package also includes
substrate 60, e.g. an IC package substrate, having a plurality of signal and power supply lands (not shown) on its upper surface that are coupled to corresponding lands ofdie 50 through bumps orballs 56.IC package substrate 60 is typically formed of an organic material. FR-4 is one type of organic material that is widely used.IC package substrate 60 comprises a plurality of signal and power supply lands 64 on its lower surface.Lands 64 ofIC package substrate 60 are coupled to correspondinglands 72 of a secondary substrate, such as printedcircuit board PCB 70, through solder balls or bumps 66.PCB 70 can optionally have lands 74 on its lower surface for attachment to an additional substrate or other packaging structure in the packaging hierarchy. - Regarding the prior art electronic assembly of
FIG. 2 , the “stack height” 68 is the distance between the upper surface ofdie 50 and the upper surface ofPCB 70. It is desirable to minimize thestack height 68 in order to provide an electronic assembly having minimum thickness and minimal loop inductance. It will be understood that the stack height of a prior art electronic assembly that utilizes a socket arrangement would typically be even greater than the BGA assembly illustrated inFIG. 2 . -
FIG. 3 illustrates a partially exploded cross-sectional representation of a flexibletape package assembly 100, taken along dashedline 400 ofFIG. 4 , including adie 110 aligned for mounting to aflexible tape substrate 120 overlying asecondary substrate 130, such as a PCB, in accordance with an embodiment of the invention. - Die 110 can be any type of IC, such as a processor, memory chip, chipset component, or the like.
- In
FIG. 3 , die 110 comprises a plurality of electronic circuits and signal conductors (not shown) that terminate in lands (not shown) arranged in several rows near theperiphery 114 of the bottom surface of die 110 (as viewed inFIG. 3 , withdie 110 in a flip-chip orientation).Die 110 also comprises a plurality of power and ground conductors (not shown) that terminate in lands (not shown) within thecentral core region 115 ofdie 110. The signal and power lands on the lower surface ofdie 110 can be coupled to corresponding lands, pads, or signal nodes (not shown) onsubstrate 120 by appropriate connections such as solder bumps orsolder balls FIGS. 3 and 4 (to be discussed below), signal lands around theperiphery 114 of the bottom surface ofdie 110 can be coupled to corresponding signal lands 124 around theperiphery 134 of a “conductor region” (as such term is defined further below) on the upper surface ofsubstrate 120, and power and ground lands within thecentral core region 115 of the bottom surface ofdie 110 can be coupled to corresponding power and ground lands 129 within thecentral core region 135 of the “conductor region” on the upper surface ofsubstrate 120. -
Flexible substrate 120, in the embodiment shown inFIG. 3 , comprises three layers 121-123. In an embodiment, layers 121-123 are contiguous, i.e. physically touching.Substrate 120, including layers 121-123, can be formed of a thin, flexible, electrically insulating tape or film. Such films are well known in the tape automated bonding (TAB) art. Such films can be formed of various materials. For example, they can be formed of polymeric films, such as polyimide. Other possible materials include polyester, polyparabanic acid, epoxy, and fiberglass. - In an embodiment, each layer of
flexible substrate 120 has a thickness of approximately 0.20 mm, and the overall thickness offlexible substrate 120, comprising three layers 121-123, is approximately 0.60 mm. However, in other embodiments, thicker or thinner film could be used. In general, each layer of film can be in the range of approximately 0.15 mm to 0.30 mm. -
Upper layer 123 has formed directly on its upper surface a plurality of signal terminals or lands 124 and power and ground lands 129 to couple with corresponding pads ofIC 110 through signal bumps 112 and power and ground bumps 113, respectively.Other lands 127 can also be formed on the upper surface ofupper layer 123.Lands 127 can be used to couple tocorresponding terminals 132 on the upper surface ofPCB 130 through wire leads such aslead 140. - Between
upper layer 123 andmiddle layer 122 are formed a plurality of conductive traces, such astrace 125. Likewise, betweenmiddle layer 122 andbottom layer 121 are formed a plurality of conductive traces, such astrace 131. Traces can be formed using any suitable conductive material, such as copper, aluminum, silver, or the like. -
Bottom layer 121 has formed on its lower surface a plurality of lands such as lands 128. - Conductive vias, such as
vias 126, can be formed in any layer 121-123, through a subset of layers 121-123, or through all three layers 121-123, to couple traces withindifferent layers 126, or to couple lands such as 124, 127, 128, and 129 to internal traces such astraces - While three layers 121-123 are illustrated in the embodiment shown in
FIG. 3 , fewer or more layers could be used. For example, just one layer could be used. Further, not all layers need to be electrically insulating, because one or more ground planes could be inserted that are formed of any suitable electrically conductive material. -
Substrate 120 can be mounted on a secondary substrate such asPCB 130 by couplinglands 128 ofsubstrate 120 tocorresponding terminals 132 on the upper surface ofPCB 130. In an embodiment, lands 128 are coupled toterminals 132 via a ball grid array (BGA) of solder balls (not shown inFIG. 3 ). - In another embodiment, lands on the upper surface of
substrate 120, such asland 127, can be coupled to correspondinglands 132 on the upper surface ofPCB 130 through conductive leads or wires, such aslead 140. In yet another embodiment, a combination of BGA and wire lead attachments can be used. -
Substrate 130 can be of any type, such as a printed circuit board (PCB) or card, a motherboard, or any other type of packaging element.Substrate 130 can be a multi-layered substrate or a single-layered substrate. Embodiments of the invention are not to be construed as limited to any particular type ofsubstrate 130 or to any particular method ofcoupling substrate 120 tosubstrate 130.Substrate 130 can optionally have lands (not shown) on its lower surface for attachment to an additional substrate or other packaging structure. - The resulting stack height of flexible
tape package assembly 100 is significantly less than that of the prior art electronic assembly illustrated inFIG. 2 . For example, if aflexible tape substrate 120 having a thickness of 0.6 mm is used in the embodiment shown inFIG. 3 , the resulting overall stack height is approximately 20% less than the stack height of the prior art electronic assembly illustrated inFIG. 2 , assuming the thicknesses of the die and die bumps, and the interconnect between the package and the PCB are held constant. Even thinner assemblies can be achieved by using fewer layers within flexibletape package assembly 100. -
FIG. 4 illustrates a top-view of the flexibletape package assembly 100 shown inFIG. 3 , with cut-away portions corresponding to dashedline 300 ofFIG. 3 . A first cut-away portion A is to the left ofline 101. A second cut-away portion B is betweenlines 101 and 102. And a third cut-away portion C is to the right of line 102. - The top-view of flexible
tape package assembly 100 shown in portion A includes the top ofIC 110 as mounted upon flexibletape package substrate 120 by way of, for example, a surface mount technique, such as a BGA pattern that can include signal lands 124 (shown in dashed lines in portion A, since they are underneath IC 110). Signal lands 124 are located at theperiphery 134 of the “conductor region” (as defined below). -
Substrate 120, in turn, can be mounted to a secondary substrate, such asPCB 130, in at least two different ways, both of which are illustrated in portion A, or in a combination of these two ways. A first way is using a BGA pattern that can include lands on the bottom surface ofsubstrate 120, such as lands 128 (shown in dashed lines in portions A-C, since they are underneath substrate 120), that are coupled to corresponding terminals on the upper surface of PCB 130 (such asterminals 132 shown inFIG. 3 ). Another way is using conductive leads or wires, such aslead 140, which couples aland 127 on the upper surface of flexibletape package substrate 120 to acorresponding terminal 132 on the upper surface ofPCB 130. - The top-view of flexible
tape package assembly 100 shown in portion B includes the top of flexibletape package substrate 120, showing a BGA pattern on its upper surface, which includes power and ground lands 129. Power and ground lands 129 are in acentral core region 135 of the “conductor region” (as defined below). - The top-view of flexible
tape package assembly 100 shown in portion C is of the top oflayer 121, showing a plurality ofconductive traces 131 on the upper surface oflayer 121. Also shown (in dashed outline) arelands 128 on the bottom surface ofsubstrate 120.Lands 128 can be coupled totraces 131 using vias such asvias 126. - Flexible
tape package substrate 120 has a “conductor region” that is adapted to have mounted thereon an IC, such asIC 110. As used herein, a “conductor region” means a region that can contain vias, traces, and/or lands anywhere within the boundary of the region, as defined for example by dashedoutline 519 ofFIG. 5 (to be described below). A “conductor region” is typically substantially square or rectangular, though it need not be limited to such shapes. A “conductor region” is distinguishable from a tape automated bonding (TAB) lead-frame conductive pattern, which has conductive leads and pads that are located at the periphery of the pattern, surrounding an IC, but which does not have traces, vias, or lands beneath the IC. - Flexible
tape package substrate 120 can includesprockets 104 that are outside the conductor region.Sprockets 104 can be used in conjunction with a suitable transport mechanism (not shown) to facilitate production movement within a high volume manufacturing environment, at least until the flexible tape is separated or “singulated” into individual IC-mounted tape segments. -
FIGS. 5-10 together illustrate different stages in a process of fabricating a flexible tape package assembly, in accordance with an embodiment of the invention. -
FIG. 5 illustrates a top view of aflexible tape substrate 500 having a pattern oflands FIG. 5 ,flexible tape substrate 500 has been formed, and it comprises several layers. Dashed outlines 519 show locations where ICs will subsequently be mounted. Within each dashedoutline 519 appears an illustrative pattern of lands, such asland 524, which will be coupled to corresponding pads on the bottom of an IC. In an embodiment, the pattern is a BGA. - Also seen in
FIG. 5 are lands 528 (shown in dashed outline) on the bottom surface offlexible tape substrate 500, which will be used to mountflexible tape substrate 500 to a secondary substrate, such as a PCB. In addition, lands 527 are seen on the upper surface offlexible tape substrate 500, and they can be coupled to corresponding lands on the PCB using wire leads if desired.Sprockets 504 can be provided to enable transport of theflexible tape substrate 500 through a high volume manufacturing area. -
FIG. 6 illustrates a top view of aflexible tape substrate 500 having solder paste applied tolands 524 on a surface thereof. Prior to mounting ICs onflexible tape substrate 500, solder paste can be applied to all exposed lands onflexible tape substrate 500, or alternatively just to lands 524 (as indicated by cross-hatching) to which the ICs will be mounted. The ICs can have a bump or ball pattern already applied. Alternatively, a ball pattern could be applied tolands 524 offlexible tape substrate 500. -
FIG. 7 illustrates a top view of aflexible tape substrate 500 withdice 520 mounted on a surface thereof.Dice 520 can be mounted using a BGA arrangement in which solder bumps or balls on the lower surfaces ofdice 520 are coupled using, for example, a solder reflow process, to corresponding lands 524 (shown in dashed outline) on the upper surface offlexible tape substrate 500. -
FIG. 8 illustrates a bottom view of a segment of flexibletape IC package 501 having solder balls on a surface thereof. Seen in dashedoutline 520 is an IC mounted on the upper surface of flexibletape IC package 501. Prior to this stage in the process,flexible tape substrate 500 has been segmented or “singulated” into individual tape segments. After singulation, the individual flexible tape substrate segments, referred to hereinafter as flexible tape IC packages 501, are typically placed into transport carriers or trays for subsequent testing and possibly other manufacturing and shipping operations. Next, solder balls are formed on correspondinglands 528. -
FIG. 9 illustrates a top view of a portion of asecondary substrate 530, such as a PCB, having a flexibletape IC package 501 mounted thereon. Flexibletape IC package 501 includesIC 520. Also shown is a pattern of lands 528 (in dashed outline) on the bottom of flexibletape IC package 501, which pattern can be a BGA. InFIG. 9 , flexibletape IC package 501 has been aligned withPCB 530, and lands 528 have been coupled to corresponding terminals (not shown) onPCB 530, e.g. using a solder reflow process. -
FIG. 10 illustrates a top view of a portion of thesecondary substrate 530 and flexibletape IC package 501 ofFIG. 9 , withleads 540 mounted. As mentioned earlier, flexibletape IC package 501 can be mounted using solely a BGA pattern, using solely lead bonding, or using a combination of BGA and lead bonding. If lead bonding is used, leads 540 are coupled betweenlands 527 on the upper surface of flexibletape IC package 501 andcorresponding terminals 532 on the upper surface ofPCB 530. -
FIG. 11 is a flow diagram illustrating amethod 600 of fabricating a flexible IC package substrate, in accordance with one or more embodiments of the invention. - In 602, a thin, flexible substrate is provided. The substrate is formed of material such as a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, fiberglass, or a combination of these materials. The substrate has a “conductor region” (as defined earlier) adapted to mount an IC. The substrate can include from 1 to N layers. The substrate can also include, if desired, sprocket holes located outside the “conductor region”.
- In 604, a plurality of traces are formed in the conductor region. The traces can be formed on different layers, or they can be formed on one layer.
- In 606, a plurality of lands are formed that are coupled to certain traces of the plurality of traces. The lands can be formed on opposite sides of the substrate, or on just one side of the substrate. In an embodiment, the lands are arranged in one or more ball grid arrays (BGAs).
- In 608, solder bumps or balls are formed on the plurality of lands. The solder balls can be formed on different groups of the lands. For example, a first set of lands can be covered with solder balls in order to couple the substrate to an IC, and a second set of lands can be covered with solder balls in order to couple the substrate (including IC) to a PCB. The process ends at 610.
-
FIGS. 12A and 12B together form a flow diagram illustrating amethod 700 of fabricating an electronic assembly, in accordance with one or more embodiments of the invention. - In 702, a thin, flexible substrate is provided. The substrate is formed of material such as a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, fiberglass, or a combination of these materials. The substrate has a “conductor region” (as defined earlier) that includes a plurality of traces and a plurality of lands coupled to certain traces. The substrate can include from 1 to N layers, each comprising a plurality of traces in the “conductor region”. The lands can be formed on different layers. The substrate can also include, if desired, sprocket holes located outside the “conductor region”.
- In 704, solder balls are formed on a first set of lands, which can be a ball grid array (BGA).
- In 706, pads of an IC are coupled to corresponding ones of the first set of lands using, for example, a solder reflow operation.
- In 708, the substrate is mounted on an additional substrate, such as a PCB. Either or both of the following techniques can be used: (1) use a BGA pattern between the substrate and the PCB, by forming solder balls on a second set of the lands, and coupling ones of the second set of lands to corresponding terminals on the PCB; (2) use leads between the substrate and the PCB, by coupling leads, such as wires, between corresponding ones of a third set of lands and additional terminals of the PCB. The process ends in 710.
- The operations described above with respect to the methods illustrated in
FIGS. 11, 12A , and 12B can be performed in a different order from those described herein. Also, it will be understood that while an “end” block is shown inFIGS. 11 and 12 B, these methods can be performed continuously. - Embodiments of the invention provide for a lightweight electronic package, in several different embodiments, and for methods of manufacture thereof, that minimize the thickness of the package, and that offer some degree of flexibility and/or of moldability. Loop inductance within the package is also reduced, because conductive paths through the flexible tape substrate are shorter than they are through an organic substrate.
- An electronic system and/or data processing system that incorporate one or more electronic assemblies that utilize the present disclosure can be produced in configurations having reduced thickness and weight, and with enhanced flexibility and electronic performance, and such systems are therefore more commercially attractive.
- As shown herein, the present disclosure can be implemented in a number of different embodiments, including an electronic package substrate, an electronic package, an electronic system, a data processing system, one or more methods of fabricating a flexible tape package, and one or more methods of fabricating a flexible tape package assembly. Other embodiments will be readily apparent to those of ordinary skill in the art. The elements, materials, geometries, dimensions, and sequence of operations can all be varied to suit particular packaging requirements.
- For example, while an embodiment of an IC is shown in which signal traces are provided around the periphery and in which power supply traces are provided at the die core, the disclosure is equally applicable to embodiments where signal traces and power supply traces are provided anywhere on the die.
- Further, embodiments of the invention are not to be construed as limited to use in ball grid array (BGA) packages, and they can be used with any other type of IC packaging technology where the herein-described features of the present disclosure provide an advantage, e.g. land grid array (LGA), chip scale package (CSP), or the like.
- Various embodiments of flexible tape substrates can be implemented. The structure, including types of materials used, dimensions, layout, electrical properties, and so forth, of flexible tape substrates can be built in a wide variety of embodiments, depending upon the requirements of the IC package and/or electronic assembly of which the flexible tape substrate forms a part.
- While an embodiment has been described in which the electronic component that is mounted on flexible tape substrate is an IC, the electronic component could also be a passive component such as a resistor, capacitor, or inductor, or any other type of electronic component, whether or not implemented as an IC, such as an oscillator, filter, sensor, variable resistor, fuse, coil, or the like.
- The above-described choice of materials, geometry, and assembly operations can all be varied by one of ordinary skill in the art to optimize the performance of the electronic package.
-
FIGS. 1 through 10 are merely representational and are not drawn to scale. Certain proportions thereof may be exaggerated, while others may be minimized.FIGS. 1 and 3 -12B are intended to illustrate various implementations of the invention embodiments that can be understood and appropriately carried out by those of ordinary skill in the art. - Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of embodiments of the invention. Therefore, it is manifestly intended that the embodiments of the inventive subject matter be limited only by the claims and the equivalents thereof.
Claims (35)
1. A substrate comprising:
a film including a conductor region to mount an integrated circuit and further including at least one sprocket hole outside the conductor region;
a plurality of traces within the film, including within the conductor region; and
a plurality of lands on a surface of the film and coupled to the traces, wherein the lands are to mount corresponding pads of the integrated circuit, the plurality of lands including a plurality of signal lands around the periphery of the conductor region, the plurality of lands further including a plurality of power and ground lands within a central core region of the conductor region.
2. The substrate recited in claim 1 , wherein the film is formed of material selected from the group consisting of polymeric film, polyimide, polyester, polyparabanic acid, epoxy, and fiberglass.
3. The substrate recited in claim 1 , wherein the pads and/or lands are arranged in a ball grid array.
4. The substrate recited in claim 1 , wherein the film comprises a plurality of contiguous layers, selected ones of which comprise a plurality of traces.
5. A package substrate comprising:
a film including a conductor region to mount an integrated circuit;
a plurality of traces, at least some of which are within the conductor region; and
a plurality of lands on a surface of the film and coupled to the traces, wherein the lands are to mount corresponding pads of the integrated circuit, the plurality of lands including a plurality of signal lands around the periphery of the conductor region, the plurality of lands further including a plurality of power and ground lands within a central core region of the conductor region.
6. The package substrate recited in claim 5 , wherein the film is formed of material selected from the group consisting of a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, and fiberglass.
7. The package substrate recited in claim 5 , wherein the film comprises a plurality of layers, each of the layers comprising a plurality of traces.
8. The package substrate recited in claim 5 , wherein the film comprises a plurality of contiguous layers, selected ones of which comprise a plurality of traces.
9. An electronic package comprising:
a substrate including
a film including a conductor region to mount an integrated circuit;
a plurality of traces, at least some of which are within the conductor region;
a plurality of lands on a surface of the film and coupled to the traces, the plurality of lands including a plurality of signal lands around the periphery of the conductor region, the plurality of lands further including a plurality of power and ground lands within a central core region of the conductor region; and
an integrated circuit including a plurality of pads coupled to the plurality of lands in a ball grid array.
10. The electronic package recited in claim 9 , wherein the film is formed of material selected from the group consisting of a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, and fiberglass.
11. The electronic package recited in claim 9 , wherein the film comprises a plurality of layers, each of the layers comprising a plurality of traces in the conductor region, and wherein each layer has a thickness within the range of approximately 0.15 to 0.30 millimeters.
12. The electronic package recited in claim 9 , wherein the film comprises a plurality of contiguous layers, selected ones of which comprise selected ones of the plurality of traces.
13. An electronic system including at least one electronic assembly comprising:
a film including a conductor region, a plurality of traces in the conductor region, and a plurality of lands formed directly upon a surface of the film and coupled to the traces, the plurality of lands including a plurality of signal lands around the periphery of the conductor region, the plurality of lands further including a plurality of power and ground lands within a central core region of the conductor region;
an integrated circuit including a plurality of pads coupled to the plurality of lands; and
wherein the film comprises a plurality of contiguous layers, selected ones of which comprise a plurality of traces in the conductor region.
14. The electronic system recited in claim 13 , wherein the film is formed of material selected from the group consisting of a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, and fiberglass.
15. The electronic system recited in claim 13 , wherein the pads and/or lands are arranged in a ball grid array.
16. A data processing system comprising:
a bus coupling components in the data processing system;
a display coupled to the bus;
a memory coupled to the bus; and
a processor coupled to the bus and comprising an electronic assembly including,
a film including a conductor region, a plurality of traces in the conductor region, and a plurality of lands formed directly upon a surface of the film and coupled to the traces, the plurality of lands including a plurality of signal lands around the periphery of the conductor region, the plurality of lands further including a plurality of power and ground lands within a central core region of the conductor region; and
an integrated circuit including a plurality of pads coupled to the plurality of lands.
17. The data processing system recited in claim 16 , wherein the film is formed of material selected from the group consisting of a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, and fiberglass.
18. The data processing system recited in claim 16 , wherein the film comprises a plurality of layers, each of the layers comprising a plurality of traces in the conductor region.
19. The data processing system recited in claim 16 , wherein the pads and/or lands are arranged in a ball grid array.
20. A method comprising:
forming a film including a conductor region to mount an integrated circuit;
forming a plurality of traces, at least some of which are within the conductor region; and
forming a plurality of lands coupled to the traces, wherein the lands are to mount corresponding pads of the integrated circuit, wherein the plurality of lands include a plurality of signal lands around the periphery of the conductor region, and wherein the plurality of lands further include a plurality of power and ground lands within a central core region of the conductor region.
21. The method recited in claim 20 , wherein the substrate is formed of material selected from the group consisting of a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, and fiberglass.
22. The method recited in claim 20 , wherein forming the substrate comprises forming a plurality of contiguous layers, selected ones of which comprise a plurality of traces in the conductor region.
23. The method recited in claim 20 , wherein forming the substrate comprises forming a plurality of sprocket holes outside the conductor region.
24. The method recited in claim 20 , wherein the lands are arranged in a ball grid array, the method further comprising:
forming solder balls on the plurality of lands.
25. A method comprising:
forming a thin, flexible substrate including a conductor region having a plurality of traces and further having a plurality of lands coupled to the plurality of traces, wherein the plurality of lands include a plurality of signal lands around the periphery of the conductor region, and wherein the plurality of lands further include a plurality of power and ground lands within a central core region of the conductor region; and
coupling pads on an integrated circuit (IC) to corresponding lands on the substrate.
26. The method recited in claim 25 , wherein the substrate is formed of material selected from the group consisting of a polymeric film, polyimide, polyester, polyparabanic acid, epoxy, and fiberglass.
27. The method recited in claim 25 , wherein forming the substrate comprises forming a plurality of layers, selected ones of which comprise a plurality of traces in the conductor region.
28. The method recited in claim 25 , wherein forming the substrate comprises forming a plurality of sprocket holes outside the conductor region.
29. The method recited in claim 25 and further comprising before coupling:
forming solder balls on the lands.
30. The method recited in claim 25 and further comprising:
mounting the substrate on an additional substrate.
31. The method recited in claim 30 , wherein the additional substrate comprises a printed circuit board.
32. The method recited in claim 30 and further comprising before mounting:
forming solder balls on the lands.
33. The method recited in claim 30 , wherein lands are coupled to corresponding terminals on the additional substrate.
34. The method recited in claim 33 , wherein the lands are coupled to the terminals using a ball grid array.
35. The method recited in claim 33 , wherein leads are coupled between corresponding lands and terminals.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/921,384 US20050017345A1 (en) | 2001-06-27 | 2004-08-19 | Flexible tape electronics packaging and methods of manufacture |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/893,036 US6800947B2 (en) | 2001-06-27 | 2001-06-27 | Flexible tape electronics packaging |
US10/921,384 US20050017345A1 (en) | 2001-06-27 | 2004-08-19 | Flexible tape electronics packaging and methods of manufacture |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/893,036 Continuation US6800947B2 (en) | 2001-06-27 | 2001-06-27 | Flexible tape electronics packaging |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050017345A1 true US20050017345A1 (en) | 2005-01-27 |
Family
ID=25400912
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/893,036 Expired - Lifetime US6800947B2 (en) | 2001-06-27 | 2001-06-27 | Flexible tape electronics packaging |
US10/921,384 Abandoned US20050017345A1 (en) | 2001-06-27 | 2004-08-19 | Flexible tape electronics packaging and methods of manufacture |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/893,036 Expired - Lifetime US6800947B2 (en) | 2001-06-27 | 2001-06-27 | Flexible tape electronics packaging |
Country Status (1)
Country | Link |
---|---|
US (2) | US6800947B2 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050167811A1 (en) * | 2004-02-04 | 2005-08-04 | International Business Machines Corporation | Module power distribution network |
US20050207133A1 (en) * | 2004-03-11 | 2005-09-22 | Mark Pavier | Embedded power management control circuit |
US20080012099A1 (en) * | 2006-07-11 | 2008-01-17 | Shing Yeh | Electronic assembly and manufacturing method having a reduced need for wire bonds |
US20090085158A1 (en) * | 2007-09-28 | 2009-04-02 | Integrated Device Technology, Inc. | Package with improved connection of a decoupling capacitor |
US20090121146A1 (en) * | 2006-03-30 | 2009-05-14 | Koninklijke Philips Electronics N. V. | Radiation detector array |
US20100117228A1 (en) * | 2007-03-30 | 2010-05-13 | Nec Corporation | Semiconductor device and method of manufacturing semiconductor device |
WO2010068515A2 (en) * | 2008-12-12 | 2010-06-17 | Premitec, Inc. | Electronic devices including flexible electrical circuits and related methods |
US7847404B1 (en) * | 2007-03-29 | 2010-12-07 | Integrated Device Technology, Inc. | Circuit board assembly and packaged integrated circuit device with power and ground channels |
US20110304018A1 (en) * | 2006-03-27 | 2011-12-15 | Salama Islam A | Low temperature deposition and ultra fast annealing of integrated circuit thin film capacitor |
US9204542B1 (en) * | 2013-01-07 | 2015-12-01 | Xilinx, Inc. | Multi-use package substrate |
US9293419B2 (en) * | 2014-04-17 | 2016-03-22 | Panasonic Intellectual Property Management Co., Ltd. | Semiconductor package and semiconductor device |
US11437307B2 (en) * | 2019-01-02 | 2022-09-06 | Qualcomm Incorporated | Device comprising first solder interconnects aligned in a first direction and second solder interconnects aligned in a second direction |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6946323B1 (en) * | 2001-11-02 | 2005-09-20 | Amkor Technology, Inc. | Semiconductor package having one or more die stacked on a prepackaged device and method therefor |
TW515063B (en) * | 2001-12-28 | 2002-12-21 | Silicon Integrated Sys Corp | IC package device capable of improving signal quality |
US6630631B1 (en) * | 2002-03-27 | 2003-10-07 | Intel Corporation | Apparatus and method for interconnection between a component and a printed circuit board |
US6780673B2 (en) * | 2002-06-12 | 2004-08-24 | Texas Instruments Incorporated | Method of forming a semiconductor device package using a plate layer surrounding contact pads |
US6891258B1 (en) | 2002-12-06 | 2005-05-10 | Xilinx, Inc. | Interposer providing low-inductance decoupling capacitance for a packaged integrated circuit |
DE10315438A1 (en) * | 2003-04-03 | 2004-10-14 | Conti Temic Microelectronic Gmbh | Arrangement of electrical and / or mechanical components on a large, flexible foil conductor surface |
US7057116B2 (en) * | 2003-06-02 | 2006-06-06 | Intel Corporation | Selective reference plane bridge(s) on folded package |
WO2005036644A2 (en) * | 2003-10-10 | 2005-04-21 | Koninklijke Philips Electronics N.V. | Electronic device and carrier substrate |
US7233061B1 (en) * | 2003-10-31 | 2007-06-19 | Xilinx, Inc | Interposer for impedance matching |
US7566960B1 (en) | 2003-10-31 | 2009-07-28 | Xilinx, Inc. | Interposing structure |
US20050151273A1 (en) * | 2003-12-30 | 2005-07-14 | Arnold Richard W. | Semiconductor chip package |
US20060077029A1 (en) * | 2004-10-07 | 2006-04-13 | Freescale Semiconductor, Inc. | Apparatus and method for constructions of stacked inductive components |
JP4608297B2 (en) * | 2004-12-06 | 2011-01-12 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Manufacturing method of multilayer wiring board |
US7170169B2 (en) * | 2005-03-11 | 2007-01-30 | Tyco Electronics Corporation | LGA socket with EMI protection |
US7300824B2 (en) * | 2005-08-18 | 2007-11-27 | James Sheats | Method of packaging and interconnection of integrated circuits |
JP4906047B2 (en) * | 2005-11-28 | 2012-03-28 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
KR100782483B1 (en) * | 2006-01-19 | 2007-12-05 | 삼성전자주식회사 | Package board having an internal terminal interconnection and semiconductor package employing the same |
JP4956173B2 (en) * | 2006-12-19 | 2012-06-20 | 新光電気工業株式会社 | Flip chip mounting board |
US8877565B2 (en) * | 2007-06-28 | 2014-11-04 | Intel Corporation | Method of forming a multilayer substrate core structure using sequential microvia laser drilling and substrate core structure formed according to the method |
US7906424B2 (en) * | 2007-08-01 | 2011-03-15 | Advanced Micro Devices, Inc. | Conductor bump method and apparatus |
US8314474B2 (en) * | 2008-07-25 | 2012-11-20 | Ati Technologies Ulc | Under bump metallization for on-die capacitor |
US8222722B2 (en) * | 2009-09-11 | 2012-07-17 | St-Ericsson Sa | Integrated circuit package and device |
US9999129B2 (en) * | 2009-11-12 | 2018-06-12 | Intel Corporation | Microelectronic device and method of manufacturing same |
US8278752B2 (en) | 2009-12-23 | 2012-10-02 | Intel Corporation | Microelectronic package and method for a compression-based mid-level interconnect |
KR101695846B1 (en) * | 2010-03-02 | 2017-01-16 | 삼성전자 주식회사 | Stacked semiconductor packages |
TWI406376B (en) * | 2010-06-15 | 2013-08-21 | Powertech Technology Inc | Semiconductor chip package |
US8823133B2 (en) | 2011-03-29 | 2014-09-02 | Xilinx, Inc. | Interposer having an inductor |
US9406738B2 (en) | 2011-07-20 | 2016-08-02 | Xilinx, Inc. | Inductive structure formed using through silicon vias |
US9330823B1 (en) | 2011-12-19 | 2016-05-03 | Xilinx, Inc. | Integrated circuit structure with inductor in silicon interposer |
US9337138B1 (en) | 2012-03-09 | 2016-05-10 | Xilinx, Inc. | Capacitors within an interposer coupled to supply and ground planes of a substrate |
CN102842564B (en) * | 2012-09-12 | 2014-06-25 | 矽力杰半导体技术(杭州)有限公司 | Flip-chip package device for integrated switching power supply and flip-chip packaging method |
US9870959B1 (en) | 2012-10-12 | 2018-01-16 | Altera Corporation | Method and apparatus for testing a flip-chip assembly during manufacture |
US9201097B1 (en) * | 2012-10-12 | 2015-12-01 | Altera Corporation | Method and apparatus for testing integrated circuit die with a partially completed and validated module |
US10827283B2 (en) * | 2014-08-19 | 2020-11-03 | Starkey Laboratories, Inc. | Flexible hearing aid circuit with motherboard and peripheral attachments |
CN104393014B (en) * | 2014-10-22 | 2017-09-26 | 京东方科技集团股份有限公司 | A kind of array base palte and preparation method thereof, flexible display panels and display device |
KR101680978B1 (en) | 2015-08-04 | 2016-11-29 | 앰코 테크놀로지 코리아 주식회사 | Flexible semiconductor package and method for manufacturing the same |
JP2019054216A (en) * | 2017-09-19 | 2019-04-04 | 東芝メモリ株式会社 | Semiconductor device |
US11156638B2 (en) * | 2017-12-30 | 2021-10-26 | Texas Instruments Incorporated | Contactors with signal pins, ground pins, and short ground pins |
US11569160B2 (en) * | 2018-06-06 | 2023-01-31 | Intel Corporation | Patterning of dual metallization layers |
CN113692115B (en) * | 2021-07-09 | 2023-01-10 | 平头哥(上海)半导体技术有限公司 | Packaging structure and electronic device |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4701363A (en) * | 1986-01-27 | 1987-10-20 | Olin Corporation | Process for manufacturing bumped tape for tape automated bonding and the product produced thereby |
US5045921A (en) * | 1989-12-26 | 1991-09-03 | Motorola, Inc. | Pad array carrier IC device using flexible tape |
US5354955A (en) * | 1992-12-02 | 1994-10-11 | International Business Machines Corporation | Direct jump engineering change system |
US5375042A (en) * | 1990-11-30 | 1994-12-20 | Hitachi, Ltd. | Semiconductor package employing substrate assembly having a pair of thin film circuits disposed one on each of oppositely facing surfaces of a thick film circuit |
US5598033A (en) * | 1995-10-16 | 1997-01-28 | Advanced Micro Devices, Inc. | Micro BGA stacking scheme |
US5615477A (en) * | 1994-09-06 | 1997-04-01 | Sheldahl, Inc. | Method for interconnecting a flip chip to a printed circuit substrate |
US5659952A (en) * | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US5818699A (en) * | 1995-07-05 | 1998-10-06 | Kabushiki Kaisha Toshiba | Multi-chip module and production method thereof |
US5832294A (en) * | 1994-08-30 | 1998-11-03 | Micromodule Systems | Multiple-microprocessor module |
US5892271A (en) * | 1995-04-18 | 1999-04-06 | Nec Corporation | Semiconductor device |
US5939782A (en) * | 1998-03-03 | 1999-08-17 | Sun Microsystems, Inc. | Package construction for integrated circuit chip with bypass capacitor |
US6054337A (en) * | 1996-12-13 | 2000-04-25 | Tessera, Inc. | Method of making a compliant multichip package |
US6075710A (en) * | 1998-02-11 | 2000-06-13 | Express Packaging Systems, Inc. | Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips |
US6218729B1 (en) * | 1999-03-11 | 2001-04-17 | Atmel Corporation | Apparatus and method for an integrated circuit having high Q reactive components |
US6252298B1 (en) * | 1997-06-18 | 2001-06-26 | Samsung Electronics Co., Ltd. | Semiconductor chip package using flexible circuit board with central opening |
US6265766B1 (en) * | 1995-12-19 | 2001-07-24 | Micron Technology, Inc. | Flip chip adaptor package for bare die |
US6268568B1 (en) * | 1999-05-04 | 2001-07-31 | Anam Semiconductor, Inc. | Printed circuit board with oval solder ball lands for BGA semiconductor packages |
US6329610B1 (en) * | 1997-06-03 | 2001-12-11 | Kabushiki Kaisha Toshiba | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
US6365421B2 (en) * | 1996-06-13 | 2002-04-02 | Micron Technology, Inc. | Method and apparatus for storage of test results within an integrated circuit |
US6388207B1 (en) * | 2000-12-29 | 2002-05-14 | Intel Corporation | Electronic assembly with trench structures and methods of manufacture |
US6396140B1 (en) * | 1999-06-24 | 2002-05-28 | Lsi Logic Corporation | Single reference plane plastic ball grid array package |
US6407929B1 (en) * | 2000-06-29 | 2002-06-18 | Intel Corporation | Electronic package having embedded capacitors and method of fabrication therefor |
US6433441B1 (en) * | 1999-07-09 | 2002-08-13 | Nec Corporation | Area array type semiconductor device |
US6627999B2 (en) * | 2000-08-31 | 2003-09-30 | Micron Technology, Inc. | Flip-chip with matched signal lines, ground plane and ground bumps adjacent signal bumps |
US20040212062A1 (en) * | 2000-02-24 | 2004-10-28 | Grigg Ford B. | Tape stiffener and semiconductor device component assemblies including same |
-
2001
- 2001-06-27 US US09/893,036 patent/US6800947B2/en not_active Expired - Lifetime
-
2004
- 2004-08-19 US US10/921,384 patent/US20050017345A1/en not_active Abandoned
Patent Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4701363A (en) * | 1986-01-27 | 1987-10-20 | Olin Corporation | Process for manufacturing bumped tape for tape automated bonding and the product produced thereby |
US5045921A (en) * | 1989-12-26 | 1991-09-03 | Motorola, Inc. | Pad array carrier IC device using flexible tape |
US5375042A (en) * | 1990-11-30 | 1994-12-20 | Hitachi, Ltd. | Semiconductor package employing substrate assembly having a pair of thin film circuits disposed one on each of oppositely facing surfaces of a thick film circuit |
US5354955A (en) * | 1992-12-02 | 1994-10-11 | International Business Machines Corporation | Direct jump engineering change system |
US5832294A (en) * | 1994-08-30 | 1998-11-03 | Micromodule Systems | Multiple-microprocessor module |
US5615477A (en) * | 1994-09-06 | 1997-04-01 | Sheldahl, Inc. | Method for interconnecting a flip chip to a printed circuit substrate |
US5659952A (en) * | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US5892271A (en) * | 1995-04-18 | 1999-04-06 | Nec Corporation | Semiconductor device |
US5818699A (en) * | 1995-07-05 | 1998-10-06 | Kabushiki Kaisha Toshiba | Multi-chip module and production method thereof |
US5598033A (en) * | 1995-10-16 | 1997-01-28 | Advanced Micro Devices, Inc. | Micro BGA stacking scheme |
US6265766B1 (en) * | 1995-12-19 | 2001-07-24 | Micron Technology, Inc. | Flip chip adaptor package for bare die |
US6365421B2 (en) * | 1996-06-13 | 2002-04-02 | Micron Technology, Inc. | Method and apparatus for storage of test results within an integrated circuit |
US6054337A (en) * | 1996-12-13 | 2000-04-25 | Tessera, Inc. | Method of making a compliant multichip package |
US6329610B1 (en) * | 1997-06-03 | 2001-12-11 | Kabushiki Kaisha Toshiba | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
US6252298B1 (en) * | 1997-06-18 | 2001-06-26 | Samsung Electronics Co., Ltd. | Semiconductor chip package using flexible circuit board with central opening |
US6075710A (en) * | 1998-02-11 | 2000-06-13 | Express Packaging Systems, Inc. | Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips |
US5939782A (en) * | 1998-03-03 | 1999-08-17 | Sun Microsystems, Inc. | Package construction for integrated circuit chip with bypass capacitor |
US6218729B1 (en) * | 1999-03-11 | 2001-04-17 | Atmel Corporation | Apparatus and method for an integrated circuit having high Q reactive components |
US6268568B1 (en) * | 1999-05-04 | 2001-07-31 | Anam Semiconductor, Inc. | Printed circuit board with oval solder ball lands for BGA semiconductor packages |
US6396140B1 (en) * | 1999-06-24 | 2002-05-28 | Lsi Logic Corporation | Single reference plane plastic ball grid array package |
US6433441B1 (en) * | 1999-07-09 | 2002-08-13 | Nec Corporation | Area array type semiconductor device |
US20040212062A1 (en) * | 2000-02-24 | 2004-10-28 | Grigg Ford B. | Tape stiffener and semiconductor device component assemblies including same |
US6407929B1 (en) * | 2000-06-29 | 2002-06-18 | Intel Corporation | Electronic package having embedded capacitors and method of fabrication therefor |
US6627999B2 (en) * | 2000-08-31 | 2003-09-30 | Micron Technology, Inc. | Flip-chip with matched signal lines, ground plane and ground bumps adjacent signal bumps |
US6388207B1 (en) * | 2000-12-29 | 2002-05-14 | Intel Corporation | Electronic assembly with trench structures and methods of manufacture |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050167811A1 (en) * | 2004-02-04 | 2005-08-04 | International Business Machines Corporation | Module power distribution network |
US6967398B2 (en) * | 2004-02-04 | 2005-11-22 | International Business Machines Corporation | Module power distribution network |
US20050207133A1 (en) * | 2004-03-11 | 2005-09-22 | Mark Pavier | Embedded power management control circuit |
US8618593B2 (en) * | 2006-03-27 | 2013-12-31 | Intel Corporation | Low temperature deposition and ultra fast annealing of integrated circuit thin film capacitor |
US20110304018A1 (en) * | 2006-03-27 | 2011-12-15 | Salama Islam A | Low temperature deposition and ultra fast annealing of integrated circuit thin film capacitor |
US20090121146A1 (en) * | 2006-03-30 | 2009-05-14 | Koninklijke Philips Electronics N. V. | Radiation detector array |
US8710448B2 (en) * | 2006-03-30 | 2014-04-29 | Koninklijke Philips N.V. | Radiation detector array |
US20080012099A1 (en) * | 2006-07-11 | 2008-01-17 | Shing Yeh | Electronic assembly and manufacturing method having a reduced need for wire bonds |
US7847404B1 (en) * | 2007-03-29 | 2010-12-07 | Integrated Device Technology, Inc. | Circuit board assembly and packaged integrated circuit device with power and ground channels |
US20100117228A1 (en) * | 2007-03-30 | 2010-05-13 | Nec Corporation | Semiconductor device and method of manufacturing semiconductor device |
US8004085B2 (en) * | 2007-03-30 | 2011-08-23 | Nec Corporation | Semiconductor device and method of manufacturing semiconductor device |
US20090085158A1 (en) * | 2007-09-28 | 2009-04-02 | Integrated Device Technology, Inc. | Package with improved connection of a decoupling capacitor |
US8120162B2 (en) * | 2007-09-28 | 2012-02-21 | Integrated Device Technology, Inc. | Package with improved connection of a decoupling capacitor |
US7898074B2 (en) | 2008-12-12 | 2011-03-01 | Helmut Eckhardt | Electronic devices including flexible electrical circuits and related methods |
US8173490B2 (en) | 2008-12-12 | 2012-05-08 | Helmut Eckhardt | Fabrication of electronic devices including flexible electrical circuits |
WO2010068515A3 (en) * | 2008-12-12 | 2010-08-26 | Premitec, Inc. | Electronic devices including flexible electrical circuits and related methods |
WO2010068515A2 (en) * | 2008-12-12 | 2010-06-17 | Premitec, Inc. | Electronic devices including flexible electrical circuits and related methods |
US9204542B1 (en) * | 2013-01-07 | 2015-12-01 | Xilinx, Inc. | Multi-use package substrate |
US9293419B2 (en) * | 2014-04-17 | 2016-03-22 | Panasonic Intellectual Property Management Co., Ltd. | Semiconductor package and semiconductor device |
US11437307B2 (en) * | 2019-01-02 | 2022-09-06 | Qualcomm Incorporated | Device comprising first solder interconnects aligned in a first direction and second solder interconnects aligned in a second direction |
Also Published As
Publication number | Publication date |
---|---|
US20030001287A1 (en) | 2003-01-02 |
US6800947B2 (en) | 2004-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6800947B2 (en) | Flexible tape electronics packaging | |
US7554203B2 (en) | Electronic assembly with stacked IC's using two or more different connection technologies and methods of manufacture | |
US6664483B2 (en) | Electronic package with high density interconnect and associated methods | |
US7159313B2 (en) | Solderless electronics packaging and methods of manufacture | |
US7133294B2 (en) | Integrated circuit packages with sandwiched capacitors | |
US7465651B2 (en) | Integrated circuit packages with reduced stress on die and associated methods | |
US7888185B2 (en) | Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device | |
US6770981B2 (en) | Composite interposer for BGA packages | |
US7262499B2 (en) | Semiconductor packages | |
US9633977B1 (en) | Integrated device comprising flexible connector between integrated circuit (IC) packages | |
US6919227B2 (en) | Semiconductor part of component mounting, mounting structure and mounting method | |
JPH09283695A (en) | Semiconductor mounting structure | |
US7030479B2 (en) | Integrated circuit die and/or package having a variable pitch contact array for maximization of number of signal lines per routing layer | |
US7875973B2 (en) | Package substrate including surface mount component mounted on a peripheral surface thereof and microelectronic package including same | |
JP2005521228A (en) | Electronic assembly having laterally connected capacitors and method of manufacturing the same | |
US6777818B2 (en) | Mechanical support system for a thin package | |
US7589395B2 (en) | Multiple-dice packages using elements between dice to control application of underfill material to reduce void formation | |
CN113395829A (en) | Substrate structure and electronic device including the same | |
US6750536B2 (en) | Current supply and support system for a thin package | |
JP2005136380A (en) | Mounting structure and semiconductor device of semiconductor part |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |