US20040232557A1 - Semiconductor device having a metal insulator metal capacitor - Google Patents
Semiconductor device having a metal insulator metal capacitor Download PDFInfo
- Publication number
- US20040232557A1 US20040232557A1 US10/876,481 US87648104A US2004232557A1 US 20040232557 A1 US20040232557 A1 US 20040232557A1 US 87648104 A US87648104 A US 87648104A US 2004232557 A1 US2004232557 A1 US 2004232557A1
- Authority
- US
- United States
- Prior art keywords
- film
- capacitor
- contact hole
- semiconductor device
- contact holes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7687—Thin films associated with contacts of capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/75—Electrodes comprising two or more layers, e.g. comprising a barrier layer and a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates to a semiconductor device having a metal insulator metal (MIM) capacitor on the same level with a dual damascene Cu line.
- MIM metal insulator metal
- a passive component having a capacitor is an integral part of many logic devices.
- This capacitor includes a decoupling capacitor of a MPU (Microprocessing Unit) device, a coupling and bypass capacitor for impedance matching between respective blocks in a SOC (System On a Chip) device and an RF device, and a capacitor array in an analogue-to-digital converter or a digital-to-analogue converter.
- MPU Microprocessing Unit
- SOC System On a Chip
- the related art obtains this capacitor by utilizing a junction capacitor having a silicon junction. Also, a MIM capacitor of Al/SiN/Al which uses a Plasma Enhanced Chemical Vapor Deposition (PECVD) SiN film as a dielectric film has been used in a general Al line technique.
- PECVD Plasma Enhanced Chemical Vapor Deposition
- a related art semiconductor device has the following problems.
- the invention in part, provides a semiconductor device and a method for fabricating the same that substantially solves one or more problems due to limitations and disadvantages of the related art.
- the invention in part, provides a semiconductor device and a method for fabricating the same which simplifies process steps and forms a MIM capacitor on the same level with a dual damascene Cu line.
- the invention in part, pertains to a semiconductor device that includes a first insulating interlayer on a substrate with a plurality of first contact holes, a plurality of first metal lines formed in the first contact holes, second and third insulating interlayers sequentially formed on the substrate including the first metal lines, second and third contact holes formed in the second insulating interlayer to expose some region of the first metal lines, and a trench formed in the third insulating interlayer to correspond to the second and third contact holes respectively.
- a first barrier metal film, a lower electrode of a capacitor, a dielectric film, and an upper electrode of a capacitor are sequentially formed in the second contact hole and the trench above the second contact hole.
- Second barrier metal films are respectively formed over the upper electrode of the capacitor of the second contact hole and the trench above the third contact hole.
- Second metal lines are respectively formed over the second contact hole, the third contact hole and the second barrier metal film to fill the trench.
- the invention in part, pertains to a diffusion barrier film formed over the first insulating interlayer.
- the semiconductor device can further have an etching stopper formed over the second insulating interlayer.
- a hard mask can be formed over the third insulating interlayer.
- each trench above the second and third contact holes can have a greater width than widths of the second and third contact holes.
- the second contact hole, the trench above the second contact hole, the third contact hole, and the trench above the third contact hole can be respectively formed in a dual damascene structure.
- the first and second metal lines are formed of Cu.
- the second metal line is formed by combining a seed Cu film with an electroplated Cu film by a chemical and mechanical deposition or by combining a seed Cu film with an electroplated Cu film by an electroless method.
- the capacitor is preferably in a same level as the second metal lines.
- a method for fabricating a semiconductor device includes the steps of: providing a substrate; forming a first insulating interlayer having a plurality of first contact holes over the substrate; forming a plurality of first metal lines in the first contact holes; sequentially forming second and third insulating interlayers over the first insulating interlayer; forming a plurality of first trenches on the third insulating interlayer so that at least one of the first trenches corresponds to the first metal lines; forming a first via hole over the second insulating interlayer below the first trenches corresponding to the first metal lines; sequentially forming a first barrier metal film, a first conductive layer, an insulating film, and a second conductive layer over the third insulating interlayer including the first via hole and the first trenches to expose a region of the third insulating interlayer; forming a plurality of second trenches in the exposed third insulating interlayer so that at least one of the second trenches
- the invention in part, pertains to the first and the second metal lines being preferably formed of Cu, and the first and second barrier metal films are preferably formed by at least one of Cu, Ta, TaN, TiN, WN, TaC, WC, TiSiN, or TaSiN. Further, the first and the second conductive layers are preferably formed of at least one of Pt, Ru, Ir, or W, and the insulating film is preferably formed of at least one of a Ta oxide, a Ba—Sr—Ti oxide, a Zr oxide, a HF oxide, a Pb—Zn—Ti oxide or a Sr—Bi—Ta oxide.
- first and second barrier metal films, the first and second conductive layers, and the insulating film are preferably formed by a PVD (Physical Vapor Deposition) method , a CVD (Chemical Vapor Deposition) method , or an ALD (Atomic Layer Deposition) method.
- PVD Physical Vapor Deposition
- CVD Chemical Vapor Deposition
- ALD Atomic Layer Deposition
- the method of the invention in part, preferably has the steps of degassing under a high vacuum after putting a wafer in a barrier metal deposition apparatus, the degassing being performed before respectively forming the first and second barrier metal films; and cleaning using an argon sputter cleaning or a reactive cleaning using a plasma including H in a form of H 2 and/or NH 3 .
- the third conductive layer can be formed from a Cu film, wherein the third conductive layer is formed by at least one of combining a seed Cu film with an electroplated Cu film by a PVD or CVD, or by combining the seed Cu film with the electroplated Cu film by an electroless Cu deposition.
- FIGS. 1A through 1F illustrate sectional views showing a method for fabricating a semiconductor device according to the present invention.
- FIGS. 1A through 1F illustrate sectional views showing a method for fabricating a semiconductor device according to the present invention.
- a semiconductor device of a preferred embodiment of the present invention includes a first insulating interlayer 12 having a plurality of contact holes on a silicon substrate 11 , and a lower Cu line 13 in each contact hole.
- a diffusion barrier film 14 , a second insulating interlayer 15 , an etching stopper 16 , a third insulating interlayer 17 , and a hard mask 18 are deposited over the first insulating interlayer 12 including the lower Cu line 13 .
- a first contact hole (via hole) 19 (see FIG. 1B) and a second contact hole (via hole) 24 (see FIG. 1D) are formed in the second insulating interlayer 15 and the etching stopper 16 to expose a region of the lower Cu line 13 .
- a trench is respectively formed in the third insulating interlayer 17 and the hard mask 18 at a greater width than widths of the first and second contact holes 19 and 24 to correspond to them.
- the trench is also formed in the third insulating interlayer 17 and the hard mask 18 besides the first and second contact holes to correspond to the lower Cu line 13 .
- a first barrier metal layer 20 , a capacitor lower electrode 21 a , a capacitor dielectric film 22 a , a capacitor upper electrode 23 a , and a second barrier metal layer 25 are sequentially formed in the first contact hole 19 and the trench above the first contact hole.
- a Cu line 26 a is formed on the second barrier metal layer 25 to fill the first contact hole and the trench above the first contact hole.
- the capacitor lower electrode 21 a , the capacitor dielectric film 22 a , and the capacitor upper electrode 23 a constitute a capacitor 27 .
- the second barrier metal layer 25 is formed along the surface of the second contact hole 24 and the trench above the second contact hole 24 . Also, the Cu line 26 a is formed on the barrier metal layer 25 to fill the second contact hole 24 and the trench above the second contact hole 24 .
- the first contact hole, the trench above the first contact hole, the second contact hole, and the trench above the second contact hole have a dual damascene structure, respectively.
- the capacitor 27 formed in the first contact hole the capacitor 27 formed in the first contact hole, the trench above the first contact hole, the Cu line 26 a formed in the second contact hole, and the trench above the second contact.
- a plurality of lower Cu lines 13 are formed in the first insulating interlayer 12 on the silicon substrate 11 by a dual damascene process.
- the diffusion barrier film 14 , the second insulating interlayer 15 , the etching stopper 16 , the third insulating interlayer 17 , and the hard mask 18 are sequentially formed over the first insulating interlayer 12 including the lower Cu line 13 .
- the second insulating interlayer 15 is etched to form a via hole which connects the upper and lower Cu lines with each other in a later process, and the third insulating interlayer 17 is etched to form a trench for the upper Cu line.
- the second and third insulating interlayers 15 and 17 are preferably formed from silicon dioxide (SiO 2 ), Fluorine doped Silicate Glass (FSG), or a low dielectric insulating film having a dielectric constant of approximately 1.0-3.0.
- the second and third insulating interlayers 15 and 17 are preferably deposited by a Plasma Enhanced Chemical Vapor Deposition (PECVD), High Density Plasma-CVD (HDP-CVD), Atmospheric Pressure CVD (APCVD), or spin coating, that can be processed at a temperature of 450° C. or less.
- PECVD Plasma Enhanced Chemical Vapor Deposition
- HDP-CVD High Density Plasma-CVD
- APCVD Atmospheric Pressure CVD
- spin coating that can be processed at a temperature of 450° C. or less.
- the diffusion barrier film 14 , the etching stopper 16 , and the hard mask 18 are preferably formed by depositing SiN, SiC or SiCN by a PECVD method at a thickness of about 100-1000 ⁇ .
- the etching stopper 16 and the hard mask 18 may be omitted, depending on the dual damascene patterning method or the film used.
- a first photoresist film (not shown) is deposited on the hard mask 18 , and the photoresist is then selectively patterned by exposure and developing processes.
- the hard mask 18 and the third insulating interlayer 17 are sequentially etched by using the patterned first photoresist film as a mask to form a plurality of trenches, as shown in FIG. 1B.
- the first photoresist film is then removed.
- a second photoresist film (not shown) is deposited on the entire surface and then selectively patterned by exposure and developing processes to expose an upper portion of the etching stopper 16 where a MIM capacitor will be formed.
- the etching stopper 16 , the second insulating interlayer 15 , and the diffusion barrier film 14 are sequentially etched by using the patterned second photoresist film as a mask to form the first contact hole 19 on the lower Cu line 13 .
- the second photoresist film is then removed.
- the above method is called a trench first dual damascene process, which forms the trench first and the first contact hole later.
- another method which forms the first contact hole first and patterns the trench structure can be used.
- a dual damascene process using a dual hard mask can be used.
- the lower Cu line 13 having a constant region is exposed by the process discussed above, and a trench having a serpentine shape is formed on the etching stopper 16 . This structure improves the capacitance in the subsequently formed capacitor.
- FIG. 1C shows the sequential formation of the first barrier metal layer 20 , the first conductive layer 21 , an insulating film 22 and the second conductive layer 23 .
- This capacitor structure is sequentially deposited over the hard mask 18 including the first contact hole 19 and a plurality of trenches.
- the first barrier metal layer 20 is preferably formed of Cu, thereby preventing the capacitor from being electrically degraded by out-diffusion of Cu.
- the first barrier metal layer 20 is deposited after placing a wafer in a barrier metal deposition apparatus, performing a degassing process under high vacuum, and then performing an argon sputter cleaning or a reactive cleaning using a plasma including H in a form such as H 2 and/or NH 3 .
- the first barrier metal layer 20 can be formed by combining Ta, TaN, TiN, WN, TaC, WC, TiSiN, and TaSiN, besides Cu.
- the first barrier metal layer 20 can be formed using Physical Vapor Deposition (PVD), Chemical Vapor Deposition (CVD) or Atomic Layer Deposition (ALD).
- the first conductive layer 21 is later used to form a capacitor lower electrode.
- the insulating film 22 is later used to form a dielectric film of the capacitor, and the second conductive layer 23 is later used to form a capacitor upper electrode.
- the first and second conductive layers 21 and 23 preferably use a metal such as Pt, Ru, Ir and W, and are deposited by a CVD, a PVD, or an ALD method.
- the insulating film 22 is formed of a Ta oxide, a Ba—Sr—Ti oxide, a Zr oxide, a HF oxide, a Pb—Zn—Ti oxide or a Sr—Bi—Ta oxide by a CVD, a PVD, or an ALD method.
- a third photoresist film (not shown) is deposited on the second conductive layer 23 .
- the third photoresist film is selectively patterned by exposure and developing processes to remain only in the MIM capacitor region.
- the second conductive layer 23 , the insulating film 22 , the first conductive layer 21 , and the first barrier metal layer 20 are sequentially etched by using the patterned third photoresist film as a mask. The third photoresist film is then removed.
- a fourth photoresist film (not shown) is deposited on the entire surface including the second conductive layer 23 and the hard mask 18 , as shown in FIG. 1D.
- the fourth photoresist film is then patterned by exposure and developing processes.
- the hard mask 18 and the third insulating interlayer 17 are sequentially etched by using the patterned fourth photoresist film as a mask to form a plurality of trenches, as shown in FIG. 1D.
- the fourth photoresist film is then removed.
- a fifth photoresist film (not shown) is deposited over the entire surface by exposure and developing processes.
- the fifth photoresist film is then selectively patterned to expose an upper portion of the etching stopper 16 where the Cu line will be formed.
- the above method is called a trench first dual damascene process, which forms the trench first and the second contact hole later.
- another method that forms the second contact hole first and patterns the trench structure can be used.
- a dual damascene process using a dual hard mask can be used.
- the dual damascene structure is also applied to a portion where the Cu line will be formed.
- FIG. 1E shows the second barrier metal layer 25 being deposited over the entire surface including the second conductive layer 23 , the trench, the hard mask 18 , and the second contact hole 24 .
- the second barrier metal layer 25 is formed of Cu, such as the first barrier metal layer 20 , to prevent the capacitor from electrically degrading by out-diffusion of Cu and to prevent insulating characteristics of the insulating film from deteriorating.
- the second barrier metal layer 25 is preferably deposited by putting a wafer in a barrier metal deposition apparatus, performing a degassing process under high vacuum, and performing an argon sputter cleaning or a reactive cleaning using a plasma including H in a form such as H 2 and/or NH 3 .
- the second barrier metal layer 25 can be formed by combining Ta, TaN, TiN, WN, TaC, WC, TiSiN, and TaSiN, besides Cu.
- the second barrier metal layer 25 can be formed using Physical Vapor Deposition (PVD), Chemical Vapor Deposition (CVD), or Atomic Layer Deposition (ALD).
- a Cu film 26 is sequentially deposited on the entire surface to bury the upper trench and upper portions of the first and second contact holes 19 and 24 , as shown in FIG. 1E.
- the Cu film 26 is preferably deposited by combining a seed Cu film with an electroplated Cu film by a PVD or CVD or by combining a seed Cu film with an electroplated Cu film by an electroless Cu deposition, or by combining these methods.
- the Cu film 26 , the second barrier metal layer 25 , the second conductive layer 23 , the insulating film 22 , the first conductive layer 21 , and the first barrier metal layer 20 are polished by a chemical and mechanical polishing process to expose the hard mask 18 .
- the first barrier metal layer 20 , the capacitor lower electrode 21 a , the capacitor dielectric film 22 a , the capacitor upper electrode 23 a , the second barrier metal layer 25 , and the Cu line 26 a are sequentially deposited in a dual damascene region of the first contact hole.
- the second barrier metal layer 25 and the Cu line 26 a are deposited in a dual damascene region of the second contact hole.
- the MIM capacitor 27 includes the capacitor lower electrode, the capacitor dielectric film 22 a , and the capacitor upper electrode 23 a.
- the Cu line 26 a is formed to fill the first and second contact holes.
- the MIM capacitor 27 and the Cu line 26 a are formed on the same level as each other.
- the capacitance can be increased by forming the MIM capacitor 27 in the three-dimensional structure of the damascene structure.
- the diffusion barrier film, the insulating interlayer, the etching stopper, the insulating interlayer, and the hard mask may sequentially be deposited again to perform another process sequence.
- the semiconductor device and the method for fabricating the semiconductor device have the following advantages.
- the MIM capacitor can be fabricated on the same level with the Cu line during a process to form the Cu line in a dual damascene structure. As a result, the number of the metal layers for the MIM capacitor fabrication does not need to increased. Thus, it is easy to simplify the process steps.
Abstract
A semiconductor has a MIM capacitor formed on the same level with a dual damascene Cu line. The semiconductor includes a first insulating interlayer with first contact holes, first metal lines formed in the first contact holes, and second and third insulating interlayers including the first metal lines. Second and third contact holes are formed in the second insulating interlayer to expose some region of the first metal lines, a trench is formed in the third insulating interlayer corresponding to the second and third contact holes, and a capacitor structure is formed in the second contact hole and the trench above the second contact hole. Second metal lines fill the second and third contact holes and the trenches above the second and third contact holes.
Description
- The present invention relates to a semiconductor device having a metal insulator metal (MIM) capacitor on the same level with a dual damascene Cu line.
- A passive component having a capacitor is an integral part of many logic devices. This capacitor includes a decoupling capacitor of a MPU (Microprocessing Unit) device, a coupling and bypass capacitor for impedance matching between respective blocks in a SOC (System On a Chip) device and an RF device, and a capacitor array in an analogue-to-digital converter or a digital-to-analogue converter.
- The related art obtains this capacitor by utilizing a junction capacitor having a silicon junction. Also, a MIM capacitor of Al/SiN/Al which uses a Plasma Enhanced Chemical Vapor Deposition (PECVD) SiN film as a dielectric film has been used in a general Al line technique.
- However, a capacitor having a large capacity has been needed to increase the operation frequency and the number of bits of a converter.
- For example, in the case of a Central Processing Unit (CPU) operating at 1 GHz, a capacitor capacity of 400 nF is needed for decoupling. Conventionally, an obtainable capacitance is 34.5 nF/mm2 if an average thickness (Toxeq) of a dielectric film is 1 nm. As a result, an area of 11.6 mm2 is finally needed for a capacitance of 400 nF.
- If a dielectric ratio of a conventionally used PECVD SiN of 1000 Å is 7, an approximate Toxeq is 56 nm and a capacitance is 0.62 nF/mm2. Therefore, a capacitor of 645 mm2 area has to be fabricated, and this is a result that is not available in semiconductor chip fabrication.
- There is a general tendency that metal line technology of logic devices is moving from Al to Cu. As a result of this technology shift, an insulating film MIM capacitor with a high dielectric ratio for large capacitance is needed. Realization of this type of MIM capacitor in a dual damascene Cu line process is currently viewed as an important research and development goal of logic device manufacturers.
- Accordingly, a related art semiconductor device has the following problems.
- In the conventional dual damascene line process and the capacitor forming process, it is complicated to fabricate a MIM capacitor having a high dielectric constant and a three-dimensional structure while maintaining the dual damascene patterning process.
- The invention, in part, provides a semiconductor device and a method for fabricating the same that substantially solves one or more problems due to limitations and disadvantages of the related art.
- The invention, in part, provides a semiconductor device and a method for fabricating the same which simplifies process steps and forms a MIM capacitor on the same level with a dual damascene Cu line.
- The invention, in part, pertains to a semiconductor device that includes a first insulating interlayer on a substrate with a plurality of first contact holes, a plurality of first metal lines formed in the first contact holes, second and third insulating interlayers sequentially formed on the substrate including the first metal lines, second and third contact holes formed in the second insulating interlayer to expose some region of the first metal lines, and a trench formed in the third insulating interlayer to correspond to the second and third contact holes respectively. A first barrier metal film, a lower electrode of a capacitor, a dielectric film, and an upper electrode of a capacitor are sequentially formed in the second contact hole and the trench above the second contact hole. Second barrier metal films are respectively formed over the upper electrode of the capacitor of the second contact hole and the trench above the third contact hole. Second metal lines are respectively formed over the second contact hole, the third contact hole and the second barrier metal film to fill the trench.
- The invention, in part, pertains to a diffusion barrier film formed over the first insulating interlayer. The semiconductor device can further have an etching stopper formed over the second insulating interlayer. A hard mask can be formed over the third insulating interlayer. Also, each trench above the second and third contact holes can have a greater width than widths of the second and third contact holes. Also the second contact hole, the trench above the second contact hole, the third contact hole, and the trench above the third contact hole can be respectively formed in a dual damascene structure. Preferably, the first and second metal lines are formed of Cu. In an additional embodiment, the second metal line is formed by combining a seed Cu film with an electroplated Cu film by a chemical and mechanical deposition or by combining a seed Cu film with an electroplated Cu film by an electroless method. In the device, the capacitor is preferably in a same level as the second metal lines.
- In another preferred embodiment of the invention, a method for fabricating a semiconductor device includes the steps of: providing a substrate; forming a first insulating interlayer having a plurality of first contact holes over the substrate; forming a plurality of first metal lines in the first contact holes; sequentially forming second and third insulating interlayers over the first insulating interlayer; forming a plurality of first trenches on the third insulating interlayer so that at least one of the first trenches corresponds to the first metal lines; forming a first via hole over the second insulating interlayer below the first trenches corresponding to the first metal lines; sequentially forming a first barrier metal film, a first conductive layer, an insulating film, and a second conductive layer over the third insulating interlayer including the first via hole and the first trenches to expose a region of the third insulating interlayer; forming a plurality of second trenches in the exposed third insulating interlayer so that at least one of the second trenches corresponds to the first metal lines; forming a second via hole in the second insulating interlayer below the second trenches corresponding to the first metal lines; forming a second barrier metal film and a third conductive layer on the whole surface; forming a first barrier metal film and a capacitor in the first via hole and the first trench by a polishing process; and forming a second metal line in the second via hole and the second trench to have a same level with the capacitor.
- The invention, in part, pertains to the first and the second metal lines being preferably formed of Cu, and the first and second barrier metal films are preferably formed by at least one of Cu, Ta, TaN, TiN, WN, TaC, WC, TiSiN, or TaSiN. Further, the first and the second conductive layers are preferably formed of at least one of Pt, Ru, Ir, or W, and the insulating film is preferably formed of at least one of a Ta oxide, a Ba—Sr—Ti oxide, a Zr oxide, a HF oxide, a Pb—Zn—Ti oxide or a Sr—Bi—Ta oxide. Also, the first and second barrier metal films, the first and second conductive layers, and the insulating film are preferably formed by a PVD (Physical Vapor Deposition) method , a CVD (Chemical Vapor Deposition) method , or an ALD (Atomic Layer Deposition) method.
- The method of the invention, in part, preferably has the steps of degassing under a high vacuum after putting a wafer in a barrier metal deposition apparatus, the degassing being performed before respectively forming the first and second barrier metal films; and cleaning using an argon sputter cleaning or a reactive cleaning using a plasma including H in a form of H2 and/or NH3. The third conductive layer can be formed from a Cu film, wherein the third conductive layer is formed by at least one of combining a seed Cu film with an electroplated Cu film by a PVD or CVD, or by combining the seed Cu film with the electroplated Cu film by an electroless Cu deposition.
- It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application. The drawings illustrate embodiments of the invention and together with the description serve to explain the principle of the invention.
- In the drawings:
- FIGS. 1A through 1F illustrate sectional views showing a method for fabricating a semiconductor device according to the present invention.
- Advantages of the present invention will become more apparent from the detailed description given herein after. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description. Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.
- FIGS. 1A through 1F illustrate sectional views showing a method for fabricating a semiconductor device according to the present invention.
- As shown in FIG. 1F, a semiconductor device of a preferred embodiment of the present invention includes a first
insulating interlayer 12 having a plurality of contact holes on asilicon substrate 11, and alower Cu line 13 in each contact hole. - A
diffusion barrier film 14, a secondinsulating interlayer 15, anetching stopper 16, a thirdinsulating interlayer 17, and ahard mask 18 are deposited over the firstinsulating interlayer 12 including thelower Cu line 13. - A first contact hole (via hole)19 (see FIG. 1B) and a second contact hole (via hole) 24 (see FIG. 1D) are formed in the second
insulating interlayer 15 and theetching stopper 16 to expose a region of thelower Cu line 13. - A trench is respectively formed in the third
insulating interlayer 17 and thehard mask 18 at a greater width than widths of the first andsecond contact holes - At this time, the trench is also formed in the third
insulating interlayer 17 and thehard mask 18 besides the first and second contact holes to correspond to thelower Cu line 13. - A first
barrier metal layer 20, a capacitorlower electrode 21 a, a capacitordielectric film 22 a, a capacitorupper electrode 23 a, and a secondbarrier metal layer 25 are sequentially formed in thefirst contact hole 19 and the trench above the first contact hole. ACu line 26 a is formed on the secondbarrier metal layer 25 to fill the first contact hole and the trench above the first contact hole. At this time, the capacitorlower electrode 21 a, the capacitordielectric film 22 a, and the capacitorupper electrode 23 a constitute acapacitor 27. - The second
barrier metal layer 25 is formed along the surface of thesecond contact hole 24 and the trench above thesecond contact hole 24. Also, theCu line 26 a is formed on thebarrier metal layer 25 to fill thesecond contact hole 24 and the trench above thesecond contact hole 24. - The first contact hole, the trench above the first contact hole, the second contact hole, and the trench above the second contact hole have a dual damascene structure, respectively.
- As discussed above, the following features are formed on the same level as each other: the
capacitor 27 formed in the first contact hole, the trench above the first contact hole, theCu line 26 a formed in the second contact hole, and the trench above the second contact. - A method for fabricating the semiconductor device of a preferred embodiment of the present invention is explained below.
- Referring to FIG. 1A, a plurality of
lower Cu lines 13 are formed in the first insulatinginterlayer 12 on thesilicon substrate 11 by a dual damascene process. - The
diffusion barrier film 14, the second insulatinginterlayer 15, theetching stopper 16, the third insulatinginterlayer 17, and thehard mask 18 are sequentially formed over the first insulatinginterlayer 12 including thelower Cu line 13. - At this time, the second insulating
interlayer 15 is etched to form a via hole which connects the upper and lower Cu lines with each other in a later process, and the third insulatinginterlayer 17 is etched to form a trench for the upper Cu line. - The second and third
insulating interlayers - The second and third
insulating interlayers - The
diffusion barrier film 14, theetching stopper 16, and thehard mask 18 are preferably formed by depositing SiN, SiC or SiCN by a PECVD method at a thickness of about 100-1000 Å. - The
etching stopper 16 and thehard mask 18 may be omitted, depending on the dual damascene patterning method or the film used. - Then, a first photoresist film (not shown) is deposited on the
hard mask 18, and the photoresist is then selectively patterned by exposure and developing processes. - Subsequently, the
hard mask 18 and the third insulatinginterlayer 17 are sequentially etched by using the patterned first photoresist film as a mask to form a plurality of trenches, as shown in FIG. 1B. The first photoresist film is then removed. - A second photoresist film (not shown) is deposited on the entire surface and then selectively patterned by exposure and developing processes to expose an upper portion of the
etching stopper 16 where a MIM capacitor will be formed. - Then, the
etching stopper 16, the second insulatinginterlayer 15, and thediffusion barrier film 14 are sequentially etched by using the patterned second photoresist film as a mask to form thefirst contact hole 19 on thelower Cu line 13. The second photoresist film is then removed. - The above method is called a trench first dual damascene process, which forms the trench first and the first contact hole later. Similarly, another method which forms the first contact hole first and patterns the trench structure can be used. Also, a dual damascene process using a dual hard mask can be used.
- That is, a method for various well-known dual damascene structures is used to form the trench and contact hole shown in FIG. 1B.
- The
lower Cu line 13 having a constant region is exposed by the process discussed above, and a trench having a serpentine shape is formed on theetching stopper 16. This structure improves the capacitance in the subsequently formed capacitor. - FIG. 1C shows the sequential formation of the first
barrier metal layer 20, the firstconductive layer 21, an insulatingfilm 22 and the secondconductive layer 23. This capacitor structure is sequentially deposited over thehard mask 18 including thefirst contact hole 19 and a plurality of trenches. - At this time, the first
barrier metal layer 20 is preferably formed of Cu, thereby preventing the capacitor from being electrically degraded by out-diffusion of Cu. - The first
barrier metal layer 20 is deposited after placing a wafer in a barrier metal deposition apparatus, performing a degassing process under high vacuum, and then performing an argon sputter cleaning or a reactive cleaning using a plasma including H in a form such as H2 and/or NH3. - The first
barrier metal layer 20 can be formed by combining Ta, TaN, TiN, WN, TaC, WC, TiSiN, and TaSiN, besides Cu. The firstbarrier metal layer 20 can be formed using Physical Vapor Deposition (PVD), Chemical Vapor Deposition (CVD) or Atomic Layer Deposition (ALD). - The first
conductive layer 21 is later used to form a capacitor lower electrode. The insulatingfilm 22 is later used to form a dielectric film of the capacitor, and the secondconductive layer 23 is later used to form a capacitor upper electrode. - The first and second
conductive layers - The insulating
film 22 is formed of a Ta oxide, a Ba—Sr—Ti oxide, a Zr oxide, a HF oxide, a Pb—Zn—Ti oxide or a Sr—Bi—Ta oxide by a CVD, a PVD, or an ALD method. - Then, a third photoresist film (not shown) is deposited on the second
conductive layer 23. The third photoresist film is selectively patterned by exposure and developing processes to remain only in the MIM capacitor region. - The second
conductive layer 23, the insulatingfilm 22, the firstconductive layer 21, and the firstbarrier metal layer 20 are sequentially etched by using the patterned third photoresist film as a mask. The third photoresist film is then removed. - Then, a fourth photoresist film (not shown) is deposited on the entire surface including the second
conductive layer 23 and thehard mask 18, as shown in FIG. 1D. The fourth photoresist film is then patterned by exposure and developing processes. - Subsequently, the
hard mask 18 and the third insulatinginterlayer 17 are sequentially etched by using the patterned fourth photoresist film as a mask to form a plurality of trenches, as shown in FIG. 1D. The fourth photoresist film is then removed. - A fifth photoresist film (not shown) is deposited over the entire surface by exposure and developing processes. The fifth photoresist film is then selectively patterned to expose an upper portion of the
etching stopper 16 where the Cu line will be formed. - Then, the
etching stopper 16, the second insulatinginterlayer 15, and thediffusion barrier film 14 are sequentially etched to form thesecond contact hole 24 on thelower Cu line 13. The fifth photoresist film is then removed. - The above method is called a trench first dual damascene process, which forms the trench first and the second contact hole later. Similarly, another method that forms the second contact hole first and patterns the trench structure can be used. Also, a dual damascene process using a dual hard mask can be used.
- That is, a method for various well-known dual damascene structures is used to form the trench and contact hole, as shown in FIG. 1D.
- The dual damascene structure is also applied to a portion where the Cu line will be formed.
- FIG. 1E shows the second
barrier metal layer 25 being deposited over the entire surface including the secondconductive layer 23, the trench, thehard mask 18, and thesecond contact hole 24. - At this time, the second
barrier metal layer 25 is formed of Cu, such as the firstbarrier metal layer 20, to prevent the capacitor from electrically degrading by out-diffusion of Cu and to prevent insulating characteristics of the insulating film from deteriorating. - The second
barrier metal layer 25 is preferably deposited by putting a wafer in a barrier metal deposition apparatus, performing a degassing process under high vacuum, and performing an argon sputter cleaning or a reactive cleaning using a plasma including H in a form such as H2 and/or NH3. - The second
barrier metal layer 25 can be formed by combining Ta, TaN, TiN, WN, TaC, WC, TiSiN, and TaSiN, besides Cu. The secondbarrier metal layer 25 can be formed using Physical Vapor Deposition (PVD), Chemical Vapor Deposition (CVD), or Atomic Layer Deposition (ALD). - Then, a
Cu film 26 is sequentially deposited on the entire surface to bury the upper trench and upper portions of the first and second contact holes 19 and 24, as shown in FIG. 1E. - At this time, the
Cu film 26 is preferably deposited by combining a seed Cu film with an electroplated Cu film by a PVD or CVD or by combining a seed Cu film with an electroplated Cu film by an electroless Cu deposition, or by combining these methods. - Subsequently, as shown in FIG. 1F, the
Cu film 26, the secondbarrier metal layer 25, the secondconductive layer 23, the insulatingfilm 22, the firstconductive layer 21, and the firstbarrier metal layer 20 are polished by a chemical and mechanical polishing process to expose thehard mask 18. - As a result, the first
barrier metal layer 20, the capacitorlower electrode 21 a, thecapacitor dielectric film 22 a, the capacitorupper electrode 23 a, the secondbarrier metal layer 25, and theCu line 26 a are sequentially deposited in a dual damascene region of the first contact hole. - Also, the second
barrier metal layer 25 and theCu line 26 a are deposited in a dual damascene region of the second contact hole. - At this time, the
MIM capacitor 27 includes the capacitor lower electrode, thecapacitor dielectric film 22 a, and the capacitorupper electrode 23 a. - The
Cu line 26 a is formed to fill the first and second contact holes. - Thus, the
MIM capacitor 27 and theCu line 26 a are formed on the same level as each other. - Also, the capacitance can be increased by forming the
MIM capacitor 27 in the three-dimensional structure of the damascene structure. - Later, when forming another Cu line, the diffusion barrier film, the insulating interlayer, the etching stopper, the insulating interlayer, and the hard mask may sequentially be deposited again to perform another process sequence.
- The semiconductor device and the method for fabricating the semiconductor device have the following advantages.
- The MIM capacitor can be fabricated on the same level with the Cu line during a process to form the Cu line in a dual damascene structure. As a result, the number of the metal layers for the MIM capacitor fabrication does not need to increased. Thus, it is easy to simplify the process steps.
- It is to be understood that the foregoing descriptions and specific embodiments shown herein are merely illustrative of the best mode of the invention and the principles thereof, and that modifications and additions may be easily made by those skilled in the art without departing for the spirit and scope of the invention, which is therefore understood to be limited only by the scope of the appended claims.
Claims (9)
1. A semiconductor device, which comprises:
a substrate:
a first insulating interlayer with a plurality of first contact holes over the substrate;
a plurality of first metal lines in the first contact holes;
second and third insulating interlayers sequentially formed over the substrate;
first metal lines in the second and third insulating interlayers;
second and third contact holes in the second insulating interlayer to expose a region of the first metal lines;
a trench in the third insulating interlayer, the trench corresponding to the second and third contact holes;
a first barrier metal film, a lower electrode of a capacitor, a dielectric film, and an upper electrode of the capacitor sequentially formed in the second contact holes and the trench above the second contact holes;
second barrier metal films respectively formed over the upper electrode of the capacitor of the second contact hole and the trench above the second contact hole, the third contact hole, and the trench above the third contact hole; and
second metal lines respectively formed over the second barrier metal films to fill the second and third contact holes and the trench above the second and third contact holes.
2. The semiconductor device as claimed in claim 1 , further comprising a diffusion barrier film formed over the first insulating interlayer.
3. The semiconductor device as claimed in claim 1 , further comprising an etching stopper formed over the second insulating interlayer.
4. The semiconductor device as claimed in claim 1 , further comprising a hard mask formed over the third insulating interlayer.
5. The semiconductor device as claimed in claim 1 , wherein each trench above the second and third contact holes has a greater width than widths of the second and third contact holes.
6. The semiconductor device as claimed in claim 1 , wherein the second contact hole, the trench above the second contact hole, the third contact hole, and the trench above the third contact hole are respectively formed in a dual damascene structure.
7. The semiconductor device as claimed in claim 1 , wherein the first and second metal lines comprise Cu.
8. The semiconductor device as claimed in claim 1 , wherein the second metal line is formed by combining a seed Cu film with an electroplated Cu film by a chemical and mechanical deposition or by combining a seed Cu film with an electroplated Cu film by an electroless method.
9. The semiconductor device as claimed in claim 1 , wherein the capacitor is in a same level as the second metal lines.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/876,481 US20040232557A1 (en) | 2001-06-12 | 2004-06-28 | Semiconductor device having a metal insulator metal capacitor |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KRP2001-32906 | 2001-06-12 | ||
KR10-2001-0032906A KR100531419B1 (en) | 2001-06-12 | 2001-06-12 | semiconductor device and method for fabricating the same |
US10/152,843 US6767788B2 (en) | 2001-06-12 | 2002-05-23 | Semiconductor device having a metal insulator metal capacitor |
US10/876,481 US20040232557A1 (en) | 2001-06-12 | 2004-06-28 | Semiconductor device having a metal insulator metal capacitor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/152,843 Division US6767788B2 (en) | 2001-06-12 | 2002-05-23 | Semiconductor device having a metal insulator metal capacitor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040232557A1 true US20040232557A1 (en) | 2004-11-25 |
Family
ID=19710713
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/152,843 Expired - Lifetime US6767788B2 (en) | 2001-06-12 | 2002-05-23 | Semiconductor device having a metal insulator metal capacitor |
US10/876,481 Abandoned US20040232557A1 (en) | 2001-06-12 | 2004-06-28 | Semiconductor device having a metal insulator metal capacitor |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/152,843 Expired - Lifetime US6767788B2 (en) | 2001-06-12 | 2002-05-23 | Semiconductor device having a metal insulator metal capacitor |
Country Status (3)
Country | Link |
---|---|
US (2) | US6767788B2 (en) |
JP (1) | JP2003045967A (en) |
KR (1) | KR100531419B1 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070066012A1 (en) * | 2005-09-16 | 2007-03-22 | Takashi Ohtsuka | Semiconductor device and method for fabricating the same |
US20080239618A1 (en) * | 2007-04-02 | 2008-10-02 | Stmicroelectronics Sa | Manufacture of 3 dimensional mim capacitors in the last metal level of an integrated circuit |
US20090040684A1 (en) * | 2007-06-07 | 2009-02-12 | Stmicroelectronics Sa | Creation of capacitors equipped with means to reduce the stresses in the metal material of their lower structures |
US20100025814A1 (en) * | 2008-07-29 | 2010-02-04 | Kemerer Timothy W | Structure for dual contact trench capacitor and structure thereof |
US20100025813A1 (en) * | 2008-07-29 | 2010-02-04 | Kemerer Timothy W | Structure for dual contact trench capacitor and structure therof |
US20100314674A1 (en) * | 2009-06-15 | 2010-12-16 | Elpida Memory, Inc | Semiconductor device and method for manufacturing the same |
US20110084360A1 (en) * | 2009-10-08 | 2011-04-14 | International Business Machines Corporation | Embedded series deep trench capacitors and methods of manufacture |
US20120289021A1 (en) * | 2009-03-04 | 2012-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal-insulator-metal structure for system-on-chip technology |
US20130113075A1 (en) * | 2011-11-09 | 2013-05-09 | United Microelectronics Corporation | Metal-insulator-metal capacitor structure and method for manufacturing the same |
US20130292841A1 (en) * | 2012-05-04 | 2013-11-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor interconnect structure |
US20140306232A1 (en) * | 2013-04-15 | 2014-10-16 | Nxp B.V. | Semiconductor device and manufacturing method |
CN105845668A (en) * | 2015-01-17 | 2016-08-10 | 中芯国际集成电路制造(上海)有限公司 | MIM capacitor structure and making method thereof |
US9565766B2 (en) | 2011-10-07 | 2017-02-07 | Intel Corporation | Formation of DRAM capacitor among metal interconnect |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100390952B1 (en) * | 2000-06-28 | 2003-07-10 | 주식회사 하이닉스반도체 | Method of manufacturing a capacitor |
JP4226804B2 (en) * | 2001-06-25 | 2009-02-18 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US6794262B2 (en) * | 2002-09-23 | 2004-09-21 | Infineon Technologies Ag | MIM capacitor structures and fabrication methods in dual-damascene structures |
US6939761B2 (en) | 2002-11-22 | 2005-09-06 | Micron Technology, Inc. | Methods of forming buried bit line DRAM circuitry |
KR100523658B1 (en) * | 2002-12-30 | 2005-10-24 | 동부아남반도체 주식회사 | Method for manufacturing copper diffusion barrier |
JP2004247675A (en) | 2003-02-17 | 2004-09-02 | Renesas Technology Corp | Method of manufacturing semiconductor device |
US20040175926A1 (en) * | 2003-03-07 | 2004-09-09 | Advanced Micro Devices, Inc. | Method for manufacturing a semiconductor component having a barrier-lined opening |
KR100539198B1 (en) | 2003-03-10 | 2005-12-27 | 삼성전자주식회사 | Metal-Insulator-Metal capacitor and method for manufacturing the same |
JP3933094B2 (en) * | 2003-05-27 | 2007-06-20 | セイコーエプソン株式会社 | Electronic component mounting method |
US7701060B2 (en) * | 2003-05-29 | 2010-04-20 | Nec Corporation | Wiring structure and method for manufacturing the same |
JP4004998B2 (en) * | 2003-06-23 | 2007-11-07 | 三井金属鉱業株式会社 | Manufacturing method of flexible printed wiring board |
KR100532455B1 (en) | 2003-07-29 | 2005-11-30 | 삼성전자주식회사 | Method for manufacturing semiconductor device including MIM capacitor and interconnect structure |
US6900127B2 (en) * | 2003-08-27 | 2005-05-31 | Texas Instruments Incorporated | Multilayer integrated circuit copper plateable barriers |
US7030023B2 (en) * | 2003-09-04 | 2006-04-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for simultaneous degas and baking in copper damascene process |
JP4266901B2 (en) * | 2003-09-30 | 2009-05-27 | 三洋電機株式会社 | Semiconductor device and manufacturing method thereof |
KR100545202B1 (en) * | 2003-10-06 | 2006-01-24 | 동부아남반도체 주식회사 | A method for manufacturing a capacitor |
US7282757B2 (en) * | 2003-10-20 | 2007-10-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | MIM capacitor structure and method of manufacture |
US7112504B2 (en) * | 2003-10-28 | 2006-09-26 | Taiwan Semiconductor Manufacturing Company | Method of forming metal-insulator-metal (MIM) capacitors at copper process |
US7618681B2 (en) * | 2003-10-28 | 2009-11-17 | Asm International N.V. | Process for producing bismuth-containing oxide films |
KR100548999B1 (en) * | 2003-10-28 | 2006-02-02 | 삼성전자주식회사 | Logic device having a vertically extending metal-insulator-metal capacitor between interconnections and method of forming the same |
US7002196B2 (en) * | 2003-11-13 | 2006-02-21 | Infineon Technologies Ag | Ferroelectric capacitor devices and FeRAM devices |
US7265038B2 (en) * | 2003-11-25 | 2007-09-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming a multi-layer seed layer for improved Cu ECP |
KR100572828B1 (en) * | 2003-12-31 | 2006-04-24 | 동부아남반도체 주식회사 | Method of manufacturing semiconductor device with MIM capacitor |
DE102004002464B4 (en) * | 2004-01-16 | 2005-12-08 | Infineon Technologies Ag | Method for filling contact holes |
KR100593799B1 (en) * | 2004-06-08 | 2006-06-26 | 경기대학교 | Method for sintering of LTCC |
KR100642633B1 (en) * | 2004-06-11 | 2006-11-10 | 삼성전자주식회사 | MIM capacitors and method of fabricating the same |
KR100626422B1 (en) * | 2004-06-17 | 2006-09-20 | 삼성전자주식회사 | Printed circuit board |
KR100630689B1 (en) * | 2004-07-08 | 2006-10-02 | 삼성전자주식회사 | Method for manufacturing semiconductor device having trench type metal-insulator-metal capacitor |
CN100356545C (en) * | 2004-09-21 | 2007-12-19 | 中芯国际集成电路制造(上海)有限公司 | Method and structure for lowering contact electric resistance in double inlay structure of semiconductor device |
US7323387B2 (en) * | 2004-11-12 | 2008-01-29 | Seagate Technology Llc | Method to make nano structure below 25 nanometer with high uniformity on large scale |
KR100706227B1 (en) | 2004-12-03 | 2007-04-11 | 삼성전자주식회사 | Metal-Insulator-Metal capacitor having multi-layer structure and processing thereof |
US7094687B1 (en) * | 2005-03-02 | 2006-08-22 | Lsi Logic Corporation | Reduced dry etching lag |
FR2885452A1 (en) * | 2005-05-04 | 2006-11-10 | St Microelectronics Sa | INTEGRATED CIRCUIT COMPRISING AT LEAST ONE CAPACITOR AND CAPACITOR FORMATION METHOD |
US7468306B2 (en) * | 2005-05-31 | 2008-12-23 | Qimonds Ag | Method of manufacturing a semiconductor device |
KR100640662B1 (en) * | 2005-08-06 | 2006-11-01 | 삼성전자주식회사 | Semiconductor device having a barrier metal spacer and method of fabricating the same |
JP5038612B2 (en) | 2005-09-29 | 2012-10-03 | 富士通セミコンダクター株式会社 | Semiconductor device |
KR100672731B1 (en) * | 2005-10-04 | 2007-01-24 | 동부일렉트로닉스 주식회사 | Method for forming metal wiring in semiconductor device |
KR100720530B1 (en) * | 2005-12-29 | 2007-05-22 | 동부일렉트로닉스 주식회사 | Metal line of semiconductor device and method for forming the same |
JP5055768B2 (en) * | 2006-01-16 | 2012-10-24 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
US20070218697A1 (en) * | 2006-03-15 | 2007-09-20 | Chung-Chih Chen | Method for removing polymer from wafer and method for removing polymer in interconnect process |
JP2007323938A (en) * | 2006-05-31 | 2007-12-13 | Sanyo Electric Co Ltd | Fuel cell and fuel cell module |
KR100835409B1 (en) * | 2006-11-03 | 2008-06-04 | 동부일렉트로닉스 주식회사 | Method for manufacturing damascene mim type capacitor of semiconductor device |
US7585758B2 (en) * | 2006-11-06 | 2009-09-08 | International Business Machines Corporation | Interconnect layers without electromigration |
KR100806034B1 (en) * | 2006-12-05 | 2008-02-26 | 동부일렉트로닉스 주식회사 | Semiconductor device having metal-insulator-metal capacitor and fabrication method for the same |
JP2008300676A (en) * | 2007-05-31 | 2008-12-11 | Rohm Co Ltd | Semiconductor device and its manufacturing method |
JPWO2009122496A1 (en) * | 2008-03-31 | 2011-07-28 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
US8125013B2 (en) * | 2008-08-14 | 2012-02-28 | International Business Machines Corporation | Structure, design structure and method of manufacturing a structure having VIAS and high density capacitors |
US8101494B2 (en) * | 2008-08-14 | 2012-01-24 | International Business Machines Corporation | Structure, design structure and method of manufacturing a structure having VIAS and high density capacitors |
DE102010003560B4 (en) | 2010-03-31 | 2018-04-05 | Globalfoundries Dresden Module One Llc & Co. Kg | A semiconductor device having a capacitor in a metallization system fabricated by a hardmask patterning scheme |
US8594216B2 (en) | 2010-08-25 | 2013-11-26 | Qualcomm Incorporated | Beamforming feedback options for MU-MIMO |
US8502340B2 (en) | 2010-12-09 | 2013-08-06 | Tessera, Inc. | High density three-dimensional integrated capacitors |
US8742541B2 (en) | 2010-12-09 | 2014-06-03 | Tessera, Inc. | High density three-dimensional integrated capacitors |
CN102420107B (en) * | 2011-06-15 | 2013-12-04 | 上海华力微电子有限公司 | Copper Damascus process MIM (metal-insulator-metal) capacitor manufacturing process and structure |
US8796855B2 (en) * | 2012-01-13 | 2014-08-05 | Freescale Semiconductor, Inc. | Semiconductor devices with nonconductive vias |
KR101916225B1 (en) * | 2012-04-09 | 2018-11-07 | 삼성전자 주식회사 | Semiconductor chip comprising TSV(Through Silicon Via), and method for fabricating the same chip |
US8896521B2 (en) | 2012-04-24 | 2014-11-25 | Qualcomm Mems Technologies, Inc. | Metal-insulator-metal capacitors on glass substrates |
US20140197519A1 (en) * | 2013-01-17 | 2014-07-17 | Qualcomm Incorporated | Mim capacitor and mim capacitor fabrication for semiconductor devices |
US9825040B2 (en) * | 2013-12-31 | 2017-11-21 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor arrangement with capacitor and method of fabricating the same |
US9761592B2 (en) | 2014-08-27 | 2017-09-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device with embedded capacitor |
US10083958B2 (en) * | 2016-10-13 | 2018-09-25 | Globalfoundries Inc. | Deep trench metal-insulator-metal capacitors |
US10361158B2 (en) * | 2017-08-29 | 2019-07-23 | Micron Technology, Inc. | Integrated assemblies having structures along a first pitch coupled with structures along a second pitch different from the first pitch |
US11164938B2 (en) * | 2019-03-26 | 2021-11-02 | Micromaterials Llc | DRAM capacitor module |
CN111180414A (en) * | 2019-12-20 | 2020-05-19 | 华虹半导体(无锡)有限公司 | Device integrated with three-dimensional MIM capacitor and manufacturing method thereof |
CN111128956A (en) * | 2019-12-20 | 2020-05-08 | 华虹半导体(无锡)有限公司 | Manufacturing process of copper interconnection MIM capacitor and copper interconnection MIM capacitor structure |
US11145602B2 (en) * | 2020-02-10 | 2021-10-12 | United Microelectronics Corp. | Alignment mark structure and method of fabricating the same |
US20230069830A1 (en) * | 2021-09-07 | 2023-03-09 | Globalfoundries Singapore Pte. Ltd. | Metal-insulator-metal capacitor (mimcap) and methods of forming the same |
JP2024044280A (en) * | 2022-09-21 | 2024-04-02 | ソニーセミコンダクタソリューションズ株式会社 | Electronic devices and methods of manufacturing electronic devices |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5354712A (en) * | 1992-11-12 | 1994-10-11 | Northern Telecom Limited | Method for forming interconnect structures for integrated circuits |
US5595937A (en) * | 1995-04-13 | 1997-01-21 | Nec Corporation | Method for fabricating semiconductor device with interconnections buried in trenches |
US5976928A (en) * | 1997-11-20 | 1999-11-02 | Advanced Technology Materials, Inc. | Chemical mechanical polishing of FeRAM capacitors |
US6080529A (en) * | 1997-12-12 | 2000-06-27 | Applied Materials, Inc. | Method of etching patterned layers useful as masking during subsequent etching or for damascene structures |
US6117747A (en) * | 1999-11-22 | 2000-09-12 | Chartered Semiconductor Manufacturing Ltd. | Integration of MOM capacitor into dual damascene process |
US6271084B1 (en) * | 2001-01-16 | 2001-08-07 | Taiwan Semiconductor Manufacturing Company | Method of fabricating a metal-insulator-metal (MIM), capacitor structure using a damascene process |
US6320244B1 (en) * | 1999-01-12 | 2001-11-20 | Agere Systems Guardian Corp. | Integrated circuit device having dual damascene capacitor |
US6329234B1 (en) * | 2000-07-24 | 2001-12-11 | Taiwan Semiconductor Manufactuirng Company | Copper process compatible CMOS metal-insulator-metal capacitor structure and its process flow |
US6344964B1 (en) * | 2000-07-14 | 2002-02-05 | International Business Machines Corporation | Capacitor having sidewall spacer protecting the dielectric layer |
US6346454B1 (en) * | 1999-01-12 | 2002-02-12 | Agere Systems Guardian Corp. | Method of making dual damascene interconnect structure and metal electrode capacitor |
US6399399B2 (en) * | 2000-04-28 | 2002-06-04 | Nec Corporation | Method for manufacturing semiconductor memory and method for manufacturing capacitor |
US20020079522A1 (en) * | 2000-12-21 | 2002-06-27 | Diodato Philip W. | Inter-wiring-layer capacitors |
US6441419B1 (en) * | 1998-03-31 | 2002-08-27 | Lsi Logic Corporation | Encapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same |
US6445023B1 (en) * | 1999-03-16 | 2002-09-03 | Micron Technology, Inc. | Mixed metal nitride and boride barrier layers |
US6452251B1 (en) * | 2000-03-31 | 2002-09-17 | International Business Machines Corporation | Damascene metal capacitor |
US20020155676A1 (en) * | 2001-04-19 | 2002-10-24 | Michael Stetter | Zero mask MIMcap process for a low k BEOL |
US20020167086A1 (en) * | 2001-05-08 | 2002-11-14 | Stauf Gregory T. | Barrier structures for integration of high K oxides with Cu and AI electrodes |
US20020171147A1 (en) * | 2001-05-15 | 2002-11-21 | Tri-Rung Yew | Structure of a dual damascene via |
US6500675B2 (en) * | 2000-12-15 | 2002-12-31 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing method of semiconductor device having capacitive element |
US6554914B1 (en) * | 2001-02-02 | 2003-04-29 | Novellus Systems, Inc. | Passivation of copper in dual damascene metalization |
US6555431B1 (en) * | 1997-07-01 | 2003-04-29 | Texas Instruments Incorporated | Method for forming integrated circuit capacitor and memory |
US6759703B1 (en) * | 2000-06-26 | 2004-07-06 | Oki Electric Industry Co., Ltd. | Capacitor and a manufacturing process therefor |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08139293A (en) * | 1994-09-17 | 1996-05-31 | Toshiba Corp | Semiconductor substrate |
JP3226166B2 (en) * | 1998-02-06 | 2001-11-05 | ソニー株式会社 | Ferroelectric capacitor, method of manufacturing the same, and ferroelectric memory |
TW439204B (en) * | 1998-09-18 | 2001-06-07 | Ibm | Improved-reliability damascene interconnects and process of manufacture |
JP2000208743A (en) * | 1999-01-12 | 2000-07-28 | Lucent Technol Inc | Integrated circuit device provided with dual damascene capacitor and related method for manufacture |
JP3250665B2 (en) * | 1999-06-09 | 2002-01-28 | ソニー株式会社 | Dielectric memory, method of manufacturing the same, and dielectric capacitor |
JP2001036010A (en) * | 1999-07-16 | 2001-02-09 | Toshiba Corp | Manufacture of semiconductor device |
JP2001177076A (en) * | 1999-12-16 | 2001-06-29 | Sony Corp | Semiconductor device and method of fabrication |
KR100358050B1 (en) * | 2000-12-29 | 2002-10-25 | 주식회사 하이닉스반도체 | Method of manufacturing a metal wiring and a capacitor in a semiconductor device |
-
2001
- 2001-06-12 KR KR10-2001-0032906A patent/KR100531419B1/en not_active IP Right Cessation
-
2002
- 2002-05-23 US US10/152,843 patent/US6767788B2/en not_active Expired - Lifetime
- 2002-05-29 JP JP2002155296A patent/JP2003045967A/en active Pending
-
2004
- 2004-06-28 US US10/876,481 patent/US20040232557A1/en not_active Abandoned
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5354712A (en) * | 1992-11-12 | 1994-10-11 | Northern Telecom Limited | Method for forming interconnect structures for integrated circuits |
US5595937A (en) * | 1995-04-13 | 1997-01-21 | Nec Corporation | Method for fabricating semiconductor device with interconnections buried in trenches |
US6555431B1 (en) * | 1997-07-01 | 2003-04-29 | Texas Instruments Incorporated | Method for forming integrated circuit capacitor and memory |
US5976928A (en) * | 1997-11-20 | 1999-11-02 | Advanced Technology Materials, Inc. | Chemical mechanical polishing of FeRAM capacitors |
US6080529A (en) * | 1997-12-12 | 2000-06-27 | Applied Materials, Inc. | Method of etching patterned layers useful as masking during subsequent etching or for damascene structures |
US6441419B1 (en) * | 1998-03-31 | 2002-08-27 | Lsi Logic Corporation | Encapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same |
US6346454B1 (en) * | 1999-01-12 | 2002-02-12 | Agere Systems Guardian Corp. | Method of making dual damascene interconnect structure and metal electrode capacitor |
US6320244B1 (en) * | 1999-01-12 | 2001-11-20 | Agere Systems Guardian Corp. | Integrated circuit device having dual damascene capacitor |
US6445023B1 (en) * | 1999-03-16 | 2002-09-03 | Micron Technology, Inc. | Mixed metal nitride and boride barrier layers |
US6117747A (en) * | 1999-11-22 | 2000-09-12 | Chartered Semiconductor Manufacturing Ltd. | Integration of MOM capacitor into dual damascene process |
US6452251B1 (en) * | 2000-03-31 | 2002-09-17 | International Business Machines Corporation | Damascene metal capacitor |
US6399399B2 (en) * | 2000-04-28 | 2002-06-04 | Nec Corporation | Method for manufacturing semiconductor memory and method for manufacturing capacitor |
US6759703B1 (en) * | 2000-06-26 | 2004-07-06 | Oki Electric Industry Co., Ltd. | Capacitor and a manufacturing process therefor |
US6344964B1 (en) * | 2000-07-14 | 2002-02-05 | International Business Machines Corporation | Capacitor having sidewall spacer protecting the dielectric layer |
US6329234B1 (en) * | 2000-07-24 | 2001-12-11 | Taiwan Semiconductor Manufactuirng Company | Copper process compatible CMOS metal-insulator-metal capacitor structure and its process flow |
US6500675B2 (en) * | 2000-12-15 | 2002-12-31 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing method of semiconductor device having capacitive element |
US20020079522A1 (en) * | 2000-12-21 | 2002-06-27 | Diodato Philip W. | Inter-wiring-layer capacitors |
US6271084B1 (en) * | 2001-01-16 | 2001-08-07 | Taiwan Semiconductor Manufacturing Company | Method of fabricating a metal-insulator-metal (MIM), capacitor structure using a damascene process |
US6554914B1 (en) * | 2001-02-02 | 2003-04-29 | Novellus Systems, Inc. | Passivation of copper in dual damascene metalization |
US20020155676A1 (en) * | 2001-04-19 | 2002-10-24 | Michael Stetter | Zero mask MIMcap process for a low k BEOL |
US20020167086A1 (en) * | 2001-05-08 | 2002-11-14 | Stauf Gregory T. | Barrier structures for integration of high K oxides with Cu and AI electrodes |
US20020171147A1 (en) * | 2001-05-15 | 2002-11-21 | Tri-Rung Yew | Structure of a dual damascene via |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070066012A1 (en) * | 2005-09-16 | 2007-03-22 | Takashi Ohtsuka | Semiconductor device and method for fabricating the same |
US20080239618A1 (en) * | 2007-04-02 | 2008-10-02 | Stmicroelectronics Sa | Manufacture of 3 dimensional mim capacitors in the last metal level of an integrated circuit |
EP1978544A1 (en) * | 2007-04-02 | 2008-10-08 | Stmicroelectronics Sa | Production of three-dimensional MIM capacitors in the last metal level of an integrated circuit |
US7796372B2 (en) | 2007-04-02 | 2010-09-14 | Stmicroelectronics Sa | Manufacture of 3 dimensional MIM capacitors in the last metal level of an integrated circuit |
US20090040684A1 (en) * | 2007-06-07 | 2009-02-12 | Stmicroelectronics Sa | Creation of capacitors equipped with means to reduce the stresses in the metal material of their lower structures |
US7916449B2 (en) | 2007-06-07 | 2011-03-29 | Stmicroelectronics Sa | Creation of capacitors equipped with means to reduce the stresses in the metal material of their lower structures |
US8198663B2 (en) * | 2008-07-29 | 2012-06-12 | International Business Machines Corporation | Structure for dual contact trench capacitor and structure thereof |
US20100025814A1 (en) * | 2008-07-29 | 2010-02-04 | Kemerer Timothy W | Structure for dual contact trench capacitor and structure thereof |
US20100025813A1 (en) * | 2008-07-29 | 2010-02-04 | Kemerer Timothy W | Structure for dual contact trench capacitor and structure therof |
US8384140B2 (en) * | 2008-07-29 | 2013-02-26 | International Business Machines Corporation | Structure for dual contact trench capacitor and structure thereof |
US20120289021A1 (en) * | 2009-03-04 | 2012-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal-insulator-metal structure for system-on-chip technology |
US8987086B2 (en) * | 2009-03-04 | 2015-03-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | MIM capacitor with lower electrode extending through a conductive layer to an STI |
US20100314674A1 (en) * | 2009-06-15 | 2010-12-16 | Elpida Memory, Inc | Semiconductor device and method for manufacturing the same |
US8441103B2 (en) | 2009-10-08 | 2013-05-14 | International Business Machines Corporation | Embedded series deep trench capacitors and methods of manufacture |
US8143135B2 (en) | 2009-10-08 | 2012-03-27 | International Business Machines Corporation | Embedded series deep trench capacitors and methods of manufacture |
US20110084360A1 (en) * | 2009-10-08 | 2011-04-14 | International Business Machines Corporation | Embedded series deep trench capacitors and methods of manufacture |
US20170148868A1 (en) * | 2011-10-07 | 2017-05-25 | Intel Corporation | Formation of dram capacitor among metal interconnect |
US9565766B2 (en) | 2011-10-07 | 2017-02-07 | Intel Corporation | Formation of DRAM capacitor among metal interconnect |
US20130113075A1 (en) * | 2011-11-09 | 2013-05-09 | United Microelectronics Corporation | Metal-insulator-metal capacitor structure and method for manufacturing the same |
US8946854B2 (en) * | 2011-11-09 | 2015-02-03 | United Microelectronics Corporation | Metal-insulator-metal capacitor structure and method for manufacturing the same |
US20150140778A1 (en) * | 2011-11-09 | 2015-05-21 | United Microelectronics Corporation | Method for manufacturing metal-insulator-metal capacitor structure |
TWI567868B (en) * | 2012-05-04 | 2017-01-21 | 台灣積體電路製造股份有限公司 | Semiconductor interconnect structure |
US20130292841A1 (en) * | 2012-05-04 | 2013-11-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor interconnect structure |
US10096544B2 (en) * | 2012-05-04 | 2018-10-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor interconnect structure |
US9331155B2 (en) * | 2013-04-15 | 2016-05-03 | Nxp B.V. | Semiconductor device and manufacturing method |
US20140306232A1 (en) * | 2013-04-15 | 2014-10-16 | Nxp B.V. | Semiconductor device and manufacturing method |
CN105845668A (en) * | 2015-01-17 | 2016-08-10 | 中芯国际集成电路制造(上海)有限公司 | MIM capacitor structure and making method thereof |
Also Published As
Publication number | Publication date |
---|---|
KR20020094598A (en) | 2002-12-18 |
US20020185671A1 (en) | 2002-12-12 |
US6767788B2 (en) | 2004-07-27 |
JP2003045967A (en) | 2003-02-14 |
KR100531419B1 (en) | 2005-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6767788B2 (en) | Semiconductor device having a metal insulator metal capacitor | |
US6744090B2 (en) | Damascene capacitor formed in metal interconnection layer | |
US6649464B2 (en) | Method for manufacturing semiconductor device having capacitor and via contact | |
US6593185B1 (en) | Method of forming embedded capacitor structure applied to logic integrated circuit | |
US6794694B2 (en) | Inter-wiring-layer capacitors | |
US6905964B2 (en) | Method of fabricating self-aligned metal barriers by atomic layer deposition on the copper layer | |
US20030139034A1 (en) | Dual damascene structure and method of making same | |
US20020153554A1 (en) | Semiconductor device having a capacitor and manufacturing method thereof | |
US6303490B1 (en) | Method for barrier layer in copper manufacture | |
US7586142B2 (en) | Semiconductor device having metal-insulator-metal capacitor and method of fabricating the same | |
US6680542B1 (en) | Damascene structure having a metal-oxide-metal capacitor associated therewith | |
US6406992B1 (en) | Fabrication method for a dual damascene structure | |
JP2003282728A (en) | Semiconductor element and its manufacturing method | |
JP2000332221A (en) | Integrated circuit and method thereof | |
KR100358050B1 (en) | Method of manufacturing a metal wiring and a capacitor in a semiconductor device | |
KR100387265B1 (en) | Method of manufacturing a metal wiring and a capacitor in a semiconductor device | |
US20020009880A1 (en) | Metal barrier for copper interconnects that incorporates silicon in the metal barrier or at the copper/metal barrier interface | |
KR20020055887A (en) | Method of manufacturing a capacitor and metal wiring in a semiconductor device | |
KR100380280B1 (en) | Conductive lines and interconnections in semiconductor devices and forming method thereof | |
US6841471B2 (en) | Fabrication method of semiconductor device | |
US6297144B1 (en) | Damascene local interconnect process | |
KR101106049B1 (en) | Manufacturing Method of Semiconductor Device and Semiconductor Device Thereby | |
JP2000323569A (en) | Semiconductor integrated circuit device, and manufacture thereof | |
GB2371146A (en) | Dual damascene interconnect between conducting layers of integrated circuit | |
KR20040077042A (en) | Method for forming of damascene metal wire |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |