US20040231886A1 - PCB design and method for providing vented blind vias - Google Patents
PCB design and method for providing vented blind vias Download PDFInfo
- Publication number
- US20040231886A1 US20040231886A1 US10/870,506 US87050604A US2004231886A1 US 20040231886 A1 US20040231886 A1 US 20040231886A1 US 87050604 A US87050604 A US 87050604A US 2004231886 A1 US2004231886 A1 US 2004231886A1
- Authority
- US
- United States
- Prior art keywords
- pad
- vent
- substrate
- blind via
- pcb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
- H05K1/116—Lands, clearance holes or other lay-out details concerning the surrounding of a via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09381—Shape of non-curved single flat metallic pad, land or exposed part thereof; Shape of electrode of leadless component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09463—Partial lands, i.e. lands or conductive rings not completely surrounding the hole
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09472—Recessed pad for surface mounting; Recessed electrode of component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/0989—Coating free areas, e.g. areas other than pads or lands free of solder resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1178—Means for venting or for letting gases escape
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/027—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed by irradiation, e.g. by photons, alpha or beta particles
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/421—Blind plated via connections
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates generally to printed circuit boards (PCBs) and, more specifically, the present invention relates to a method an apparatus for a vented blind via in pad structure of a printed circuit board.
- PCBs printed circuit boards
- a PCB typically includes a number of insulation and metal layers selectively patterned to provide metal interconnect lines (referred to herein as “traces”), and a plurality of electronic components mounted on one or more surfaces of the PCB and functionally interconnected through the traces.
- the routing traces typically carry signals that are transmitted between the electronic components mounted on the PCB.
- Some PCBs have multiple layers of routing traces to accommodate all of the interconnections.
- a via can be made by making a hole through some or all layers of a PCB and then coating or plating the interior hole surface with an electrically conductive material.
- a via that connects all layers of the PCB, including the outer layers, is called a “through via.”
- a via that connects one or more inner layers to an outer layer is a “blind via.”
- FIG. 1A is a perspective view diagram illustrating a prior art blind via in pad.
- a blind via 12 is configured in pad 10 .
- the pad is formed on a multilayer PCB 16 .
- Blind via 12 has an opening at pad 10 and extends into PCB 16 .
- the walls of the blind via 12 are an electrically conductive material, such as copper.
- a solder mask (not shown) surrounds the pad 10 .
- SMT components have terminations or leads (generally referred to as “contacts”) that are soldered directly to the surface of the PCB.
- the solder joint forms the physical and electrical connection between the component and the PCB.
- SMT component utilizes a ball grid array (BGA) to connect to the PCB.
- BGA component has a plurality of solder balls on one surface, each of which represents an electrical contact.
- SMT component such as a BGA component
- lands metallized mounting or bonding pads
- solder paste Prior to mounting the SMT component on a PCB, the PCB is selectively coated with solder paste, using a mask (also referred to in the art as a stencil) that permits solder paste to coat just the pads.
- a mask also referred to in the art as a stencil
- solder paste to coat just the pads.
- the component is carefully positioned or “registered” over the PCB so that its electrical contacts are aligned with the corresponding pads.
- the entire package is heated to a temperature that melts the solder paste (e.g., reflow soldering), to form a solder joint that is an electrical and physical connection.
- FIG. 1B is a cross-sectional view diagram illustrating a prior art blind via in pad structure coupled to an electrical component.
- Blind via 12 is configured in pad 10 .
- the blind via 12 extends into multilayer PCB 16 and is electrically coupled to an inner conductive layer 14 .
- a solder mask (not shown) surrounds the pad 10 .
- Such a gas pocket can cause the solder joint to expand to the point where it touches an adjacent solder joint and, thus, create a short circuit. In the case of BGA components, this phenomenon is referred to as “BGA bridging.”
- the gas pocket may also cause the solder joint to crack and break resulting in an open circuit between the electrical component and the PCB. Additionally, a solder joint with a gas pocket may experience long term reliability issues due to repeated heating and cooling during its operative life.
- FIGS. 1A and 1B are diagrams illustrating a prior art blind via in pad structure.
- FIG. 2A is a perspective view diagram illustrating one embodiment of a vented blind via in pad in accordance with the teachings of the present invention.
- FIG. 2B is a cross-sectional view diagram illustrating one embodiment of a vented blind via in pad in accordance with the teachings of the present invention.
- FIG. 3A is a perspective view diagram illustrating one embodiment of a vented blind via in pad in accordance with the teachings of the present invention.
- FIG. 3B is a cross-sectional view diagram illustrating one embodiment of a vented blind via in pad in accordance with the teachings of the present invention.
- FIGS. 4A-4H are cross-sectional diagrams illustrating one embodiment of constructing a vented blind via in pad structure in accordance with the teachings of the present invention.
- FIGS. 5A-5I are top view diagrams illustrating embodiments of vented blind via in pad structures in accordance with the teachings of the present invention.
- FIGS. 6A and 6B are perspective view diagrams illustrating embodiments of vented blind via in pad structures in accordance with the teachings of the present invention.
- FIG. 7 is a diagram illustrating a computer system for implementing an embodiment of the present invention.
- FIGS. 2A and 2B illustrate one embodiment of a blind via in pad having a vent.
- a pad 202 is positioned on a PCB 201 .
- the PCB 201 is a multilayer PCB having a plurality of substrate layers and one or more inner conductive layers.
- a blind via 206 is positioned in pad 202 .
- the blind via 206 includes walls of conductive material.
- the blind via 206 is electrically connected to an inner conductive layer 210 , such as, for example, a routing trace.
- the combination of blind via 206 in pad 202 is typically called a via in pad (or “microvia”), and is well known in the art.
- a contact 222 of electrical component 224 is positioned over pad 202 .
- contact 222 includes a solder ball of a BGA.
- the electrical component 224 may be, but is not limited to, a microprocessor, a microcontroller, an application specific integrated circuit (ASIC), an amplifier, a filter, a clock circuit, or the like.
- the conductive material of pad 202 , blind via 206 , contact 222 , and inner conductive layer 210 may be, but is not limited to, copper, aluminum, gold, or the like. While FIG. 2B shows an electrical component attached to one outer layer of PCB 201 , in another embodiment, electrical components can be attached to additional outer layers of PCB 201 .
- blind via 206 extends partially into PCB 201 .
- a blind via is a via that electrically couples one or more inner layers to an outer layer of a multilayer PCB.
- blind via 206 is not a through-hole via utilizing a via cap or via plug.
- a via that connects all layers of a PCB, including the outer layers, is called a “through via” or a “plated through hole via” (PTH).
- a vent 204 is positioned in pad 202 .
- the vent 204 can have approximately parallel walls 207 to form a groove shape.
- the vent 204 is sized to permit nearly all of a gas 208 to escape to the atmosphere.
- the approximately parallel vent walls 207 are sized to a width (w) to meter escape of the gas 208 such that some gas 208 remains in the blind via 206 .
- the depth (d) of vent 204 reaches the outer substrate layer of PCB 201 ; while in another embodiment, the depth of vent 204 does not reach the outer substrate layer of PCB 201 (discussed further in conjunction with FIGS. 6A and 6B.) In the embodiment shown in FIGS. 2A and 2B, the vent 204 runs from the outer edge of pad 202 to blind via 206 .
- a gap placed at the outer edge of the pad 202 allows clearance for gas 208 to escape the vent 204 .
- surrounding the pad 202 is the solder mask 214 where a gap (g) is between the solder mask 214 and the outer edge of pad 202 .
- Solder will not adhere to the outer layer of substrate of PCB 201 or to solder mask 214 .
- the venting path (vent 204 plus gap g between pad 202 and solder mask 214 ) will not become filled or clogged with solder during a solder reflow process.
- a gap is placed at the outlet of the vent 204 between the solder mask 214 and the outer edge of pad 202 .
- Such a gap is does not surround the entire pad 202 .
- the gap may be approximately the same width as the width (w) of the vent 204 .
- solder paste is applied to pad 202 .
- the entire assembly is heated to a temperature that melts the solder paste (and solder balls of a BGA) so that the pad 202 and contact 222 form a physical and electrical connection via a solder joint 226 .
- gas 208 can form in the solder joint 226 and/or blind via 206 .
- the expanding gas 208 will seek a path of less resistance and travel into the vent 204 .
- a vent 204 By incorporating a vent 204 within the pad 202 , a pathway is established that allows the expanding gas 208 to escape the solder joint 226 while the solder (and solder ball) is in the molten state. All or a portion of the expanding gas 208 that otherwise would contribute to expanding the solder joint 226 may now escape to atmosphere through vent 204 .
- FIGS. 3A and 3B illustrate another embodiment of a vented blind via in pad.
- a pad 302 is positioned on a multilayer PCB 301 .
- a blind via 306 is configured in pad 302 .
- the blind via 306 includes walls of conductive material and is electrically connected to an inner conductive layer 316 .
- Surrounding the pad 302 is a solder mask 314 .
- a contact 322 of an electrical component 324 is positioned over pad 302 .
- a vent 304 does not run continuously from the outer edge of the pad 302 to the blind via 306 .
- the vent 304 can be roughly shaped like a wedge having an apex 307 .
- a solder joint 326 can begin to expand due to gas 308 building up within the solder joint 326 with no venting.
- a void 310 crosses over and contacts the wedge shaped vent 304 at the vent apex 307 . Once contact by the void 310 with the vent 304 occurs, gas 308 can begin to release or vent to atmosphere (or a lower pressure space).
- the void 310 can shrink until the void 310 is no longer positioned over the vent 304 or the void 310 is positioned over a smaller cross-section of the vent 304 .
- pressure could again build up, again increasing the size of the solder joint 326 to a point where the vent 304 would once more begin to release pressure. This “burping” action could repeat as long as outgassing with the solder joint 326 was being generated with sufficient pressure.
- the release of gas occurs without the burping action.
- the solder joint 326 could expand to a point on the vent 304 where gas 308 builds up in solder joint 326 verses the rate of gas 308 escaping from vent 304 is such that that the rate of expansion of the solder joint 326 would slow or cease. Once the heating process was complete and the assembly began to cool, the outgassing from solder joint 326 would ultimately cease.
- FIGS. 3A and 3B show a gap (g) surrounding the pad 302 between the solder mask 314 and the outer edge of pad 302 to create a clearance for gas to escape the vent 304 .
- the gap (g) does not surround the entire pad 302 .
- the gap may be approximately the same width as the outlet of vent 304 at the outer edge of pad 302 .
- FIG. 4A is an illustration of an outer conductive layer 402 that has been laminated to substrate 404 .
- Substrate 404 is laminated to substrate 406 .
- Inner conductive layer 408 includes a circuitry trace pattern.
- the material of conductive layers 402 and 408 may include, but is not limited to, copper, aluminum, gold, or the like. It will be appreciated that the PCB of FIGS. 4A-4H is not limited to the embodiments as shown and may contain additional layers. A blind via may electrically couple one or more of these additional layers.
- FIG. 4B is an illustration of the results of creating a window 410 in the outer conductive layer 402 .
- the window 410 may be created through various photolithography processes that are well known in the art.
- the window 410 can be created through a laser skive process of outer conductive layer 402 that is well known in the art.
- a vent 416 shown in FIGS. 4E-4H can also be created at this time through laser skiving (described further below).
- FIG. 4C is an illustration of the results of laser drilling a blind via 412 .
- the laser ablates the substrate 404 to expose the inner conductive layer 408 .
- FIG. 4D is an illustration of the results of a plating process.
- the walls of blind via 412 are plated with conductive material to allow layer-to-layer electrical conductivity between the layers of the PCB.
- FIG. 4E is an illustration of the results of trace formation in the outer conductive layer 402 .
- a pad 414 , a vent 416 and a trace 418 is formed through photolithography. If the vent 416 is formed here through photolithography, then the depth of the vent is to the substrate 404 .
- vent 416 was formed by laser skiving as described in conjunction with FIG. 4B, then the vent is not formed here by photolithography.
- the vent formed by laser skiving is positioned in the outer conductive layer 402 such that the photolithography process creates the pad 414 with the knowledge of the placement of the vent 416 by laser skiving.
- a vent formed by laser skiving will not pass entirely through the depth of the pad 414 .
- FIG. 4F is an illustration of the results of adding a solder mask 420 to the remaining outer conductive layer 402 and substrate 404 .
- the solder mask 420 covers all exposed features except for the pad 414 (including vent 416 of pad 414 ).
- FIG. 4G is an illustration of the results of applying solder 422 to the exposed pad 414 .
- FIG. 4H is an illustration of the results of reflow soldering to couple a contact 424 of an electrical component 426 to pad 414 .
- Electrical component 426 was positioned so that contact 424 was aligned with pad 414 .
- the contact 424 was affixed to pad 414 through reflow soldering, which is well known in the art.
- a gas 430 that developed in the solder joint 428 or blind via 412 could escape to atmosphere through vent 416 .
- FIGS. 5A-5I are top view illustrations of alternative embodiments of vent design.
- FIG. 5A is a top view diagram illustrating one embodiment of the present invention.
- a pad 510 is formed on a substrate 516 .
- a blind via 512 is configured in pad 510 .
- Vent 518 extends from the outer edge of pad 510 towards the blind via 512 , but does not reaching the opening of blind via 512 .
- the vent 518 has generally a groove shape.
- FIGS. 5B and 5C are top view diagrams illustrating embodiments of the present invention.
- a pad 510 is formed on substrate 516 .
- a blind via 512 is configured in pad 510 .
- Vents 518 and 519 are formed in pad 510 . Vents 518 and 519 extend from the outer edge of pad 510 to blind via 512 . It is understood that the embodiment shown in FIG. 5B is not limited to the angle between vents 518 and 519 .
- FIG. 5C shows vents 518 and 519 such that vents 518 and 519 are collinear along a diameter passing through pad 510 .
- FIGS. 5D and 5E are top view diagrams illustrating embodiments of the present invention.
- a pad 510 is formed on substrate 516 .
- a blind via 512 is configured in pad 510 .
- a vent 518 is positioned in pad 510 extending from the outer edge of pad 510 to the blind via 512 .
- the vent 518 has generally a wedge shape.
- the vent 518 has a half-wedge shape with the apex of the wedge removed.
- the vent 518 does not reach blind via 512 from the outer edge of pad 510 .
- FIGS. 5F and 5G are top view diagrams illustrating embodiments of the present invention.
- a pad 510 is formed on substrate 516 .
- a blind via 512 is configured in pad 510 .
- a vent 518 in pad 510 extends from the outer edge of pad 510 to blind via 512 .
- the path of vent 518 has generally a round shape.
- the path of vent 518 in FIG. 5F has one or more angles to form a zigzag shape.
- the path of vent 518 has generally a spiral shape.
- FIGS. 5H and 5I are top view diagrams illustrating embodiments of the present invention.
- a pad 510 is formed on substrate 516 .
- a blind via 512 is configured in pad 510 .
- a vent 518 is in pad 510 extending from a first point on the outer edge of pad 510 to a second point on the outer edge of pad 510 , and not intersecting the blind via 512 .
- the path of vent 518 has generally a straight path.
- the path of vent 118 has generally a curved path.
- the path of vent 518 in FIG. 5I has one or more angles to form a zigzag shape.
- FIGS. 6A and 6B are perspective view illustrations of alternative embodiments of a vent design.
- a pad 610 is formed on a substrate 616 .
- a blind via 612 is configured in pad 610 .
- a vent 618 is in pad 610 extending from the outer edge of pad 610 to the blind via 612 .
- Pad 610 has a first face 610 A and a second face 610 B, where second face 610 B is the face of pad 610 coupled to substrate 616 .
- the vent 618 passes from first face 610 A into pad 610 , but does not reach second face 610 B.
- the depth of vent 618 does not pass all the way through pad 610 .
- the vent 618 passes from first face 610 A to second face 610 B. In this embodiment, the depth of vent 618 passes all the way through pad 610 to expose substrate 616 .
- FIG. 7 is an illustration of one embodiment of an example computer system 740 that can be implemented in conjunction with the presently claimed invention.
- Computer system 740 includes a processor 750 , a memory 755 , an input/output controller 760 .
- Bus 765 is coupled to each of processor 750 , memory 755 and input/output controller 760 .
- Processor 750 may be a conventional microprocessor including, but not limited to, an Intel Corporation x86, Pentium, or Itanium family microprocessor, a Motorola family microprocessor, or the like.
- Memory 755 includes Dynamic Random Access Memory (DRAM), Static Random Access Memory (SRAM), Synchronized Dynamic Random Access Memory (SDRAM), Rambus Dynamic Random Access Memory (RDRAM), or the like.
- DRAM Dynamic Random Access Memory
- SRAM Static Random Access Memory
- SDRAM Synchronized Dynamic Random Access Memory
- RDRAM Rambus Dynamic Random Access Memory
- An input/output device (not shown) coupled to input/output controller 760 may be a keyboard, disk drive, printer, scanner and other input and output devices, including a mouse, trackball, trackpad, joystick, or other pointing device.
- any one of the processor 750 , memory 755 , and input/output controller 760 are coupled to a PCB having at least one vented blind via in pad as described herein.
Abstract
An apparatus and method for providing a vented blind via in pad of a printed circuit board (PCB). A vent in the blind via in pad to allow gases formed during reflow soldering to escape from the solder joint. In one embodiment, the vent extends from the outer edge of the pad to the blind via. In another embodiment, a method includes forming a blind via in pad having a vent.
Description
- This application is a divisional of, and claims priority from, U.S. patent application Ser. No. 10/442,834, filed May 20, 2003, and currently pending.
- 1. Field of the Invention
- The present invention relates generally to printed circuit boards (PCBs) and, more specifically, the present invention relates to a method an apparatus for a vented blind via in pad structure of a printed circuit board.
- 2. Background Information
- A PCB typically includes a number of insulation and metal layers selectively patterned to provide metal interconnect lines (referred to herein as “traces”), and a plurality of electronic components mounted on one or more surfaces of the PCB and functionally interconnected through the traces. The routing traces typically carry signals that are transmitted between the electronic components mounted on the PCB. Some PCBs have multiple layers of routing traces to accommodate all of the interconnections.
- Traces located within different layers are typically connected electrically by vias formed in the board. A via can be made by making a hole through some or all layers of a PCB and then coating or plating the interior hole surface with an electrically conductive material. A via that connects all layers of the PCB, including the outer layers, is called a “through via.” A via that connects one or more inner layers to an outer layer is a “blind via.”
- In order to fabricate PCBs in which electrical components are mounted in higher densities, a via in pad structure is often used. FIG. 1A is a perspective view diagram illustrating a prior art blind via in pad. A blind via12 is configured in
pad 10. The pad is formed on a multilayer PCB 16. Blind via 12 has an opening atpad 10 and extends into PCB 16. The walls of the blind via 12 are an electrically conductive material, such as copper. A solder mask (not shown) surrounds thepad 10. - One of the conventional ways of mounting electrical components on a PCB is called surface mount technology (SMT). SMT components have terminations or leads (generally referred to as “contacts”) that are soldered directly to the surface of the PCB. The solder joint forms the physical and electrical connection between the component and the PCB. One conventional type of SMT component utilizes a ball grid array (BGA) to connect to the PCB. A BGA component has a plurality of solder balls on one surface, each of which represents an electrical contact.
- The electrical contacts of an SMT component, such as a BGA component, are coupled to corresponding metallized mounting or bonding pads (also referred to as “lands”) on the surface of the PCB. Ordinarily one pad is dedicated to one SMT electrical contact.
- Prior to mounting the SMT component on a PCB, the PCB is selectively coated with solder paste, using a mask (also referred to in the art as a stencil) that permits solder paste to coat just the pads. To mount an SMT component to a PCB, the component is carefully positioned or “registered” over the PCB so that its electrical contacts are aligned with the corresponding pads. Finally, the entire package is heated to a temperature that melts the solder paste (e.g., reflow soldering), to form a solder joint that is an electrical and physical connection.
- During the heating process, one or more gas pockets can form within the soldier joint. Such gas pockets can be formed by expanding air bubbles trapped within the solder paste and/or blind via (also referred to as “outgassing”). FIG. 1B is a cross-sectional view diagram illustrating a prior art blind via in pad structure coupled to an electrical component. Blind via12 is configured in
pad 10. The blind via 12 extends into multilayer PCB 16 and is electrically coupled to an innerconductive layer 14. During the heating process to affixcontact 20 of electrical component 22 topad 10 by way ofsolder joint 24, agas pocket 26 was formed by trapped air within the blind via 12. A solder mask (not shown) surrounds thepad 10. - Such a gas pocket can cause the solder joint to expand to the point where it touches an adjacent solder joint and, thus, create a short circuit. In the case of BGA components, this phenomenon is referred to as “BGA bridging.” The gas pocket may also cause the solder joint to crack and break resulting in an open circuit between the electrical component and the PCB. Additionally, a solder joint with a gas pocket may experience long term reliability issues due to repeated heating and cooling during its operative life.
- The present invention is illustrated by way of example and not limitation in the accompanying figures.
- FIGS. 1A and 1B are diagrams illustrating a prior art blind via in pad structure.
- FIG. 2A is a perspective view diagram illustrating one embodiment of a vented blind via in pad in accordance with the teachings of the present invention.
- FIG. 2B is a cross-sectional view diagram illustrating one embodiment of a vented blind via in pad in accordance with the teachings of the present invention.
- FIG. 3A is a perspective view diagram illustrating one embodiment of a vented blind via in pad in accordance with the teachings of the present invention.
- FIG. 3B is a cross-sectional view diagram illustrating one embodiment of a vented blind via in pad in accordance with the teachings of the present invention.
- FIGS. 4A-4H are cross-sectional diagrams illustrating one embodiment of constructing a vented blind via in pad structure in accordance with the teachings of the present invention.
- FIGS. 5A-5I are top view diagrams illustrating embodiments of vented blind via in pad structures in accordance with the teachings of the present invention.
- FIGS. 6A and 6B are perspective view diagrams illustrating embodiments of vented blind via in pad structures in accordance with the teachings of the present invention.
- FIG. 7 is a diagram illustrating a computer system for implementing an embodiment of the present invention.
- Methods and apparatuses for a providing a vented blind via in pad structure for a PCB are disclosed. In the following description numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, well-known materials or methods have not been described in detail in order to avoid obscuring the present invention.
- Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures or characteristics may be combined in any suitable manner in one or more embodiments. In addition, it is appreciated that the figures provided herewith are for explanation purposes to persons ordinarily skilled in the art and that the drawings are not necessarily drawn to scale.
- FIGS. 2A and 2B illustrate one embodiment of a blind via in pad having a vent. Referring to FIGS. 2A and 2B, a
pad 202 is positioned on a PCB 201. The PCB 201 is a multilayer PCB having a plurality of substrate layers and one or more inner conductive layers. - A blind via206 is positioned in
pad 202. The blind via 206 includes walls of conductive material. The blind via 206 is electrically connected to an inner conductive layer 210, such as, for example, a routing trace. The combination of blind via 206 inpad 202 is typically called a via in pad (or “microvia”), and is well known in the art. - Surrounding the
pad 202 is asolder mask 214. A contact 222 of electrical component 224 is positioned overpad 202. In one embodiment, contact 222 includes a solder ball of a BGA. The electrical component 224 may be, but is not limited to, a microprocessor, a microcontroller, an application specific integrated circuit (ASIC), an amplifier, a filter, a clock circuit, or the like. The conductive material ofpad 202, blind via 206, contact 222, and inner conductive layer 210 may be, but is not limited to, copper, aluminum, gold, or the like. While FIG. 2B shows an electrical component attached to one outer layer of PCB 201, in another embodiment, electrical components can be attached to additional outer layers of PCB 201. - It will be appreciated that blind via206 extends partially into PCB 201. Generally, a blind via is a via that electrically couples one or more inner layers to an outer layer of a multilayer PCB. Note that blind via 206 is not a through-hole via utilizing a via cap or via plug. A via that connects all layers of a PCB, including the outer layers, is called a “through via” or a “plated through hole via” (PTH).
- A
vent 204 is positioned inpad 202. In one embodiment, thevent 204 can have approximatelyparallel walls 207 to form a groove shape. In one embodiment, thevent 204 is sized to permit nearly all of a gas 208 to escape to the atmosphere. In another embodiment, the approximatelyparallel vent walls 207 are sized to a width (w) to meter escape of the gas 208 such that some gas 208 remains in the blind via 206. In one embodiment, the depth (d) ofvent 204 reaches the outer substrate layer of PCB 201; while in another embodiment, the depth ofvent 204 does not reach the outer substrate layer of PCB 201 (discussed further in conjunction with FIGS. 6A and 6B.) In the embodiment shown in FIGS. 2A and 2B, thevent 204 runs from the outer edge ofpad 202 to blind via 206. - A gap placed at the outer edge of the
pad 202 allows clearance for gas 208 to escape thevent 204. In one embodiment shown in FIGS. 2A and 2B, surrounding thepad 202 is thesolder mask 214 where a gap (g) is between thesolder mask 214 and the outer edge ofpad 202. Solder will not adhere to the outer layer of substrate of PCB 201 or to soldermask 214. As a result, the venting path (vent 204 plus gap g betweenpad 202 and solder mask 214) will not become filled or clogged with solder during a solder reflow process. In an alternative embodiment, a gap is placed at the outlet of thevent 204 between thesolder mask 214 and the outer edge ofpad 202. Such a gap is does not surround theentire pad 202. For example, the gap may be approximately the same width as the width (w) of thevent 204. - In a typical solder reflow process, solder paste is applied to pad202. The entire assembly is heated to a temperature that melts the solder paste (and solder balls of a BGA) so that the
pad 202 and contact 222 form a physical and electrical connection via a solder joint 226. - During solder reflow, gas208 can form in the solder joint 226 and/or blind via 206. The expanding gas 208 will seek a path of less resistance and travel into the
vent 204. By incorporating avent 204 within thepad 202, a pathway is established that allows the expanding gas 208 to escape the solder joint 226 while the solder (and solder ball) is in the molten state. All or a portion of the expanding gas 208 that otherwise would contribute to expanding the solder joint 226 may now escape to atmosphere throughvent 204. - FIGS. 3A and 3B illustrate another embodiment of a vented blind via in pad. Referring to FIGS. 3A and 3B, a
pad 302 is positioned on amultilayer PCB 301. A blind via 306 is configured inpad 302. The blind via 306 includes walls of conductive material and is electrically connected to an innerconductive layer 316. Surrounding thepad 302 is asolder mask 314. Acontact 322 of anelectrical component 324 is positioned overpad 302. - Within the
pad 302, avent 304 does not run continuously from the outer edge of thepad 302 to the blind via 306. In this embodiment, thevent 304 can be roughly shaped like a wedge having an apex 307. With this wedge shapedvent 304, a solder joint 326 can begin to expand due togas 308 building up within the solder joint 326 with no venting. As thegas 308 builds up in thesolder joint 326 and thesolder joint 326 continues to expand, a void 310 crosses over and contacts the wedge shapedvent 304 at thevent apex 307. Once contact by the void 310 with thevent 304 occurs,gas 308 can begin to release or vent to atmosphere (or a lower pressure space). With sufficient pressure released, the void 310 can shrink until thevoid 310 is no longer positioned over thevent 304 or thevoid 310 is positioned over a smaller cross-section of thevent 304. With venting stopped or slowed, pressure could again build up, again increasing the size of the solder joint 326 to a point where thevent 304 would once more begin to release pressure. This “burping” action could repeat as long as outgassing with thesolder joint 326 was being generated with sufficient pressure. - In another embodiment, the release of gas occurs without the burping action. The solder joint326 could expand to a point on the
vent 304 wheregas 308 builds up in solder joint 326 verses the rate ofgas 308 escaping fromvent 304 is such that that the rate of expansion of the solder joint 326 would slow or cease. Once the heating process was complete and the assembly began to cool, the outgassing from solder joint 326 would ultimately cease. - The embodiment in FIGS. 3A and 3B show a gap (g) surrounding the
pad 302 between thesolder mask 314 and the outer edge ofpad 302 to create a clearance for gas to escape thevent 304. In another embodiment, the gap (g) does not surround theentire pad 302. For example, the gap may be approximately the same width as the outlet ofvent 304 at the outer edge ofpad 302. - FIGS. 4A-4H illustrate one embodiment of a method to fabricate a vent within a blind via in pad on a multilayer PCB. FIG. 4A is an illustration of an outer
conductive layer 402 that has been laminated tosubstrate 404.Substrate 404 is laminated tosubstrate 406. Innerconductive layer 408 includes a circuitry trace pattern. The material ofconductive layers - FIG. 4B is an illustration of the results of creating a
window 410 in the outerconductive layer 402. In one embodiment, thewindow 410 may be created through various photolithography processes that are well known in the art. In another embodiment, thewindow 410 can be created through a laser skive process of outerconductive layer 402 that is well known in the art. During laser skiving of outerconductive layer 402, a vent 416 (shown in FIGS. 4E-4H) can also be created at this time through laser skiving (described further below). - FIG. 4C is an illustration of the results of laser drilling a blind via412. The laser ablates the
substrate 404 to expose the innerconductive layer 408. FIG. 4D is an illustration of the results of a plating process. The walls of blind via 412 are plated with conductive material to allow layer-to-layer electrical conductivity between the layers of the PCB. - FIG. 4E is an illustration of the results of trace formation in the outer
conductive layer 402. In one embodiment, apad 414, avent 416 and atrace 418 is formed through photolithography. If thevent 416 is formed here through photolithography, then the depth of the vent is to thesubstrate 404. - If the
vent 416 was formed by laser skiving as described in conjunction with FIG. 4B, then the vent is not formed here by photolithography. The vent formed by laser skiving is positioned in the outerconductive layer 402 such that the photolithography process creates thepad 414 with the knowledge of the placement of thevent 416 by laser skiving. In one embodiment, a vent formed by laser skiving will not pass entirely through the depth of thepad 414. - FIG. 4F is an illustration of the results of adding a
solder mask 420 to the remaining outerconductive layer 402 andsubstrate 404. Typically, thesolder mask 420 covers all exposed features except for the pad 414 (includingvent 416 of pad 414). FIG. 4G is an illustration of the results of applyingsolder 422 to the exposedpad 414. - FIG. 4H is an illustration of the results of reflow soldering to couple a
contact 424 of anelectrical component 426 to pad 414.Electrical component 426 was positioned so thatcontact 424 was aligned withpad 414. Thecontact 424 was affixed to pad 414 through reflow soldering, which is well known in the art. During the reflow soldering, agas 430 that developed in the solder joint 428 or blind via 412 could escape to atmosphere throughvent 416. - FIGS. 5A-5I are top view illustrations of alternative embodiments of vent design. FIG. 5A is a top view diagram illustrating one embodiment of the present invention. A
pad 510 is formed on asubstrate 516. A blind via 512 is configured inpad 510.Vent 518 extends from the outer edge ofpad 510 towards the blind via 512, but does not reaching the opening of blind via 512. Thevent 518 has generally a groove shape. - FIGS. 5B and 5C are top view diagrams illustrating embodiments of the present invention. In FIGS. 5B and 5C, a
pad 510 is formed onsubstrate 516. A blind via 512 is configured inpad 510.Vents pad 510.Vents pad 510 to blind via 512. It is understood that the embodiment shown in FIG. 5B is not limited to the angle betweenvents vents pad 510. - FIGS. 5D and 5E are top view diagrams illustrating embodiments of the present invention. In FIGS. 5D and 5E, a
pad 510 is formed onsubstrate 516. A blind via 512 is configured inpad 510. In the embodiment shown in FIG. 5D, avent 518 is positioned inpad 510 extending from the outer edge ofpad 510 to the blind via 512. Thevent 518 has generally a wedge shape. In the embodiment of FIG. 5E, thevent 518 has a half-wedge shape with the apex of the wedge removed. In the embodiment of FIG. 5E, thevent 518 does not reach blind via 512 from the outer edge ofpad 510. - FIGS. 5F and 5G are top view diagrams illustrating embodiments of the present invention. In FIGS. 5F and 5G, a
pad 510 is formed onsubstrate 516. A blind via 512 is configured inpad 510. Avent 518 inpad 510 extends from the outer edge ofpad 510 to blind via 512. In the embodiment of FIG. 5F, the path ofvent 518 has generally a round shape. In another embodiment (not shown), the path ofvent 518 in FIG. 5F has one or more angles to form a zigzag shape. In the embodiment of FIG. 5G, the path ofvent 518 has generally a spiral shape. - FIGS. 5H and 5I are top view diagrams illustrating embodiments of the present invention. In FIGS. 5H and 5I, a
pad 510 is formed onsubstrate 516. A blind via 512 is configured inpad 510. Avent 518 is inpad 510 extending from a first point on the outer edge ofpad 510 to a second point on the outer edge ofpad 510, and not intersecting the blind via 512. In the embodiment of FIG. 5H, the path ofvent 518 has generally a straight path. In the embodiment of FIG. 5I, the path of vent 118 has generally a curved path. In another embodiment (not shown), the path ofvent 518 in FIG. 5I has one or more angles to form a zigzag shape. - FIGS. 6A and 6B are perspective view illustrations of alternative embodiments of a vent design. In FIGS. 6A and 6B, a
pad 610 is formed on asubstrate 616. A blind via 612 is configured inpad 610. Avent 618 is inpad 610 extending from the outer edge ofpad 610 to the blind via 612.Pad 610 has afirst face 610A and asecond face 610B, wheresecond face 610B is the face ofpad 610 coupled tosubstrate 616. In the embodiment of FIG. 6A, thevent 618 passes fromfirst face 610A intopad 610, but does not reachsecond face 610B. The depth ofvent 618 does not pass all the way throughpad 610. In the embodiment of FIG. 6B, thevent 618 passes fromfirst face 610A tosecond face 610B. In this embodiment, the depth ofvent 618 passes all the way throughpad 610 to exposesubstrate 616. - FIG. 7 is an illustration of one embodiment of an
example computer system 740 that can be implemented in conjunction with the presently claimed invention.Computer system 740 includes aprocessor 750, amemory 755, an input/output controller 760.Bus 765 is coupled to each ofprocessor 750,memory 755 and input/output controller 760.Processor 750 may be a conventional microprocessor including, but not limited to, an Intel Corporation x86, Pentium, or Itanium family microprocessor, a Motorola family microprocessor, or the like.Memory 755 includes Dynamic Random Access Memory (DRAM), Static Random Access Memory (SRAM), Synchronized Dynamic Random Access Memory (SDRAM), Rambus Dynamic Random Access Memory (RDRAM), or the like. An input/output device (not shown) coupled to input/output controller 760 may be a keyboard, disk drive, printer, scanner and other input and output devices, including a mouse, trackball, trackpad, joystick, or other pointing device. Incomputer system 740, any one of theprocessor 750,memory 755, and input/output controller 760 are coupled to a PCB having at least one vented blind via in pad as described herein. - In the foregoing detailed description, the method and apparatus of the present invention have been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.
Claims (24)
1. An apparatus, comprising:
a substrate; and
a via in pad positioned in the substrate, the via in pad including a pad having a vent to provide an escape path for gas from the via in pad, and a blind via disposed in the pad.
2. The apparatus of claim 1 , wherein the vent to include a first opening at the outer edge of the pad.
3. The apparatus of claim 2 , wherein the vent to include a second opening at the blind via.
4. The apparatus of claim 2 , wherein the vent is a wedge.
5. The apparatus of claim 3 , wherein the vent is a groove.
6. The apparatus of claim 1 , wherein the pad has a plurality of vents.
7. The apparatus of claim 2 , wherein the vent to include a second opening at the outer edge of the pad, the vent to not intersect the blind via.
8. The apparatus of claim 1 , wherein the vent has a depth that exposes the substrate.
9. The apparatus of claim 1 , wherein the blind via to electrically couple the pad to a trace on an inner substrate layer, wherein the substrate is an outer substrate layer of a multilayer printed circuit board having one or more inner substrate layers.
10. An apparatus, comprising:
a first substrate to form an outer layer of a printed circuit board (PCB);
a second substrate to form an inner layer of the PCB, the second substrate having a trace; and
a via in pad positioned in the first substrate electrically coupled to the trace, the via in pad including a pad having a vent to provide an escape path for gas from the via in pad, and a via, disposed in the pad, having a first end at the pad and a second end at the trace.
11. The apparatus of claim 10 , wherein the vent to include a first opening at an outer edge of the pad.
12. The apparatus of claim 11 , wherein the vent to include a second opening at the via.
13. The apparatus of claim 12 , wherein the vent is a groove.
14. An apparatus, comprising:
a substrate; and
one or more via in pads in the substrate, the one or more via in pads each to include a pad and a blind via positioned in the pad, wherein the pad of at least one of the one or more via in pads having a vent to provide an escape path for gas from a gas pocket in the at least one of the one or more via in pads.
15. The apparatus of claim 14 , wherein the vent to include a first opening at the outer edge of the pad.
16. The apparatus of claim 14 , wherein the vent to include a second opening at the via.
17. The apparatus of claim 16 , wherein the vent is a groove.
18. An apparatus, comprising:
a substrate;
a via in pad positioned in the substrate, the via in pad to include a pad and a blind via disposed in the pad; and
means for allowing a gas to escape from a solder joint coupled to the pad.
19. The apparatus of claim 18 , wherein the means for allowing a gas to escape includes the pad having a vent, the vent to include a first opening at the outer edge of the pad.
20. The apparatus of claim 19 , wherein the vent to include a second opening at the via.
21. The apparatus of claim 20 , wherein the vent is a groove.
22. A system, comprising:
a printed circuit board (PCB), comprising:
a substrate; and
a via in pad positioned in the substrate, the via in pad including:
a pad having a vent to provide an escape path for gas from the via in pad, the vent to include a first opening at the outer edge of the pad; and
a blind via disposed in the pad; and
a memory device coupled to the PCB at the via in pad.
23. The system of claim 22 , wherein the vent to include a second opening at the blind via.
24. The system of claim 23 , wherein the vent is a groove.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/870,506 US20040231886A1 (en) | 2003-05-20 | 2004-06-17 | PCB design and method for providing vented blind vias |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/442,834 US6787443B1 (en) | 2003-05-20 | 2003-05-20 | PCB design and method for providing vented blind vias |
US10/870,506 US20040231886A1 (en) | 2003-05-20 | 2004-06-17 | PCB design and method for providing vented blind vias |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/442,834 Division US6787443B1 (en) | 2003-05-20 | 2003-05-20 | PCB design and method for providing vented blind vias |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040231886A1 true US20040231886A1 (en) | 2004-11-25 |
Family
ID=32927449
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/442,834 Expired - Fee Related US6787443B1 (en) | 2003-05-20 | 2003-05-20 | PCB design and method for providing vented blind vias |
US10/870,506 Abandoned US20040231886A1 (en) | 2003-05-20 | 2004-06-17 | PCB design and method for providing vented blind vias |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/442,834 Expired - Fee Related US6787443B1 (en) | 2003-05-20 | 2003-05-20 | PCB design and method for providing vented blind vias |
Country Status (1)
Country | Link |
---|---|
US (2) | US6787443B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102523701A (en) * | 2011-12-26 | 2012-06-27 | 深圳市星河电路有限公司 | Method for manufacturing stair boss video interface processor (VIP) hole resin plugging plate |
TWI386072B (en) * | 2005-07-08 | 2013-02-11 | Hosiden Corp | Install the substrate and the microphone mounted on it |
EP3975671A1 (en) * | 2020-09-23 | 2022-03-30 | InnoLux Corporation | Electronic device |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6930256B1 (en) | 2002-05-01 | 2005-08-16 | Amkor Technology, Inc. | Integrated circuit substrate having laser-embedded conductive patterns and method therefor |
US7633765B1 (en) | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
US7548430B1 (en) | 2002-05-01 | 2009-06-16 | Amkor Technology, Inc. | Buildup dielectric and metallization process and semiconductor package |
US7670962B2 (en) | 2002-05-01 | 2010-03-02 | Amkor Technology, Inc. | Substrate having stiffener fabrication method |
US9691635B1 (en) | 2002-05-01 | 2017-06-27 | Amkor Technology, Inc. | Buildup dielectric layer having metallization pattern semiconductor package fabrication method |
US7028400B1 (en) * | 2002-05-01 | 2006-04-18 | Amkor Technology, Inc. | Integrated circuit substrate having laser-exposed terminals |
US20040219342A1 (en) * | 2003-01-07 | 2004-11-04 | Boggs David W. | Electronic substrate with direct inner layer component interconnection |
US11081370B2 (en) | 2004-03-23 | 2021-08-03 | Amkor Technology Singapore Holding Pte. Ltd. | Methods of manufacturing an encapsulated semiconductor device |
US10811277B2 (en) | 2004-03-23 | 2020-10-20 | Amkor Technology, Inc. | Encapsulated semiconductor package |
DE102004029586A1 (en) * | 2004-06-18 | 2006-01-12 | Infineon Technologies Ag | Substrate based package device with a semiconductor chip |
JP2006108313A (en) * | 2004-10-04 | 2006-04-20 | Rohm Co Ltd | Packaging board and semiconductor device |
US7353480B1 (en) | 2004-12-07 | 2008-04-01 | Nvidia Corporation | Apparatus, system, and method for designing via pads having extended contours |
DE102005014665A1 (en) * | 2005-03-29 | 2006-11-02 | Infineon Technologies Ag | Substrate for producing a solder joint with a second substrate |
US8826531B1 (en) | 2005-04-05 | 2014-09-09 | Amkor Technology, Inc. | Method for making an integrated circuit substrate having laminated laser-embedded circuit layers |
DE102005018274A1 (en) * | 2005-04-14 | 2006-10-19 | Würth Elektronik Schopfheim GmbH & Co. KG | Method for manufacturing circuit board, has liquid metal dosed onto soldering surfaces to form solder deposits |
US7425507B2 (en) * | 2005-06-28 | 2008-09-16 | Micron Technology, Inc. | Semiconductor substrates including vias of nonuniform cross section, methods of forming and associated structures |
US7589398B1 (en) | 2006-10-04 | 2009-09-15 | Amkor Technology, Inc. | Embedded metal features structure |
JP5188054B2 (en) * | 2006-10-31 | 2013-04-24 | 日本電波工業株式会社 | Two-stage mounting board and crystal oscillator using the same |
US7550857B1 (en) | 2006-11-16 | 2009-06-23 | Amkor Technology, Inc. | Stacked redistribution layer (RDL) die assembly package |
US7750250B1 (en) | 2006-12-22 | 2010-07-06 | Amkor Technology, Inc. | Blind via capture pad structure |
US7752752B1 (en) | 2007-01-09 | 2010-07-13 | Amkor Technology, Inc. | Method of fabricating an embedded circuit pattern |
US8323771B1 (en) | 2007-08-15 | 2012-12-04 | Amkor Technology, Inc. | Straight conductor blind via capture pad structure and fabrication method |
US8872329B1 (en) | 2009-01-09 | 2014-10-28 | Amkor Technology, Inc. | Extended landing pad substrate package structure and method |
CN101494951A (en) * | 2009-02-18 | 2009-07-29 | 旭丽电子(广州)有限公司 | Printed circuit board |
US7960827B1 (en) | 2009-04-09 | 2011-06-14 | Amkor Technology, Inc. | Thermal via heat spreader package and method |
US8623753B1 (en) | 2009-05-28 | 2014-01-07 | Amkor Technology, Inc. | Stackable protruding via package and method |
US8222538B1 (en) | 2009-06-12 | 2012-07-17 | Amkor Technology, Inc. | Stackable via package and method |
US8471154B1 (en) | 2009-08-06 | 2013-06-25 | Amkor Technology, Inc. | Stackable variable height via package and method |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
US8536462B1 (en) | 2010-01-22 | 2013-09-17 | Amkor Technology, Inc. | Flex circuit package and method |
US8300423B1 (en) | 2010-05-25 | 2012-10-30 | Amkor Technology, Inc. | Stackable treated via package and method |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
TWI393504B (en) * | 2010-06-18 | 2013-04-11 | Askey Computer Corp | Breach-orientating soldering structure and method of preventing shift of pin |
US8338229B1 (en) | 2010-07-30 | 2012-12-25 | Amkor Technology, Inc. | Stackable plasma cleaned via package and method |
US8717775B1 (en) | 2010-08-02 | 2014-05-06 | Amkor Technology, Inc. | Fingerprint sensor package and method |
US8337657B1 (en) | 2010-10-27 | 2012-12-25 | Amkor Technology, Inc. | Mechanical tape separation package and method |
US8482134B1 (en) | 2010-11-01 | 2013-07-09 | Amkor Technology, Inc. | Stackable package and method |
US9748154B1 (en) | 2010-11-04 | 2017-08-29 | Amkor Technology, Inc. | Wafer level fan out semiconductor device and manufacturing method thereof |
US8525318B1 (en) | 2010-11-10 | 2013-09-03 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8557629B1 (en) | 2010-12-03 | 2013-10-15 | Amkor Technology, Inc. | Semiconductor device having overlapped via apertures |
US8535961B1 (en) | 2010-12-09 | 2013-09-17 | Amkor Technology, Inc. | Light emitting diode (LED) package and method |
US9721872B1 (en) | 2011-02-18 | 2017-08-01 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
US9013011B1 (en) | 2011-03-11 | 2015-04-21 | Amkor Technology, Inc. | Stacked and staggered die MEMS package and method |
KR101140113B1 (en) | 2011-04-26 | 2012-04-30 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device |
US8653674B1 (en) | 2011-09-15 | 2014-02-18 | Amkor Technology, Inc. | Electronic component package fabrication method and structure |
US8633598B1 (en) | 2011-09-20 | 2014-01-21 | Amkor Technology, Inc. | Underfill contacting stacking balls package fabrication method and structure |
US9029962B1 (en) | 2011-10-12 | 2015-05-12 | Amkor Technology, Inc. | Molded cavity substrate MEMS package fabrication method and structure |
KR101366461B1 (en) | 2012-11-20 | 2014-02-26 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
US9799592B2 (en) | 2013-11-19 | 2017-10-24 | Amkor Technology, Inc. | Semicondutor device with through-silicon via-less deep wells |
US9313881B2 (en) * | 2013-01-11 | 2016-04-12 | Qualcomm Incorporated | Through mold via relief gutter on molded laser package (MLP) packages |
KR101488590B1 (en) | 2013-03-29 | 2015-01-30 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
KR101607981B1 (en) | 2013-11-04 | 2016-03-31 | 앰코 테크놀로지 코리아 주식회사 | Interposer and method for manufacturing the same, and semiconductor package using the same |
US9578735B2 (en) | 2015-07-13 | 2017-02-21 | International Business Machines Corporation | Embedded venting system |
US9960328B2 (en) | 2016-09-06 | 2018-05-01 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US10662898B2 (en) | 2016-09-08 | 2020-05-26 | Raytheon Company | Integrated thruster |
US10615547B2 (en) * | 2016-09-08 | 2020-04-07 | Raytheon Company | Electrical device with shunt, and receptacle |
US10046409B2 (en) | 2016-09-08 | 2018-08-14 | Raytheon Company | Methods of making an electrical connection, and of making a receptacle for receiving an electrical device |
US10143084B2 (en) | 2016-12-15 | 2018-11-27 | Nxp Usa, Inc. | Plated opening with vent path |
US10887989B2 (en) * | 2017-08-21 | 2021-01-05 | Sumitomo Electric Printed Circuits, Inc. | Printed wiring board |
JP2022527389A (en) * | 2019-04-08 | 2022-06-01 | ナノ ディメンション テクノロジーズ,リミテッド | Systems and Methods for Additional Manufacturing of SMT Mounted Sockets |
TWI827834B (en) * | 2020-04-08 | 2024-01-01 | 以色列商納米尺寸技術領域股份有限公司 | Systems and methods of additive manufacturing of smt mounting sockets |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4764485A (en) * | 1987-01-05 | 1988-08-16 | General Electric Company | Method for producing via holes in polymer dielectrics |
US5189261A (en) * | 1990-10-09 | 1993-02-23 | Ibm Corporation | Electrical and/or thermal interconnections and methods for obtaining such |
US5477086A (en) * | 1993-04-30 | 1995-12-19 | Lsi Logic Corporation | Shaped, self-aligning micro-bump structures |
US5515458A (en) * | 1987-05-29 | 1996-05-07 | Ide; Russell D. | Hydrodynamic bearings having beam mounted bearing pads and sealed bearing assemblies including the same |
US5600180A (en) * | 1994-07-22 | 1997-02-04 | Nec Corporation | Sealing structure for bumps on a semiconductor integrated circuit chip |
US5742094A (en) * | 1993-01-25 | 1998-04-21 | Intel Corporation | Sealed semiconductor chip |
US5842275A (en) * | 1995-09-05 | 1998-12-01 | Ford Motor Company | Reflow soldering to mounting pads with vent channels to avoid skewing |
US5875102A (en) * | 1995-12-20 | 1999-02-23 | Intel Corporation | Eclipse via in pad structure |
US6245594B1 (en) * | 1997-08-05 | 2001-06-12 | Micron Technology, Inc. | Methods for forming conductive micro-bumps and recessed contacts for flip-chip technology and method of flip-chip assembly |
US6282782B1 (en) * | 1998-09-02 | 2001-09-04 | Hadco Santa Clara, Inc. | Forming plugs in vias of circuit board layers and subassemblies |
US6392300B1 (en) * | 1999-06-28 | 2002-05-21 | Kabushiki Kaisha Toshiba | Semiconductor device having an alignment mark formed on the uppermost layer of a multilayer wire |
US6395995B1 (en) * | 2000-03-15 | 2002-05-28 | Intel Corporation | Apparatus for coupling integrated circuit packages to bonding pads having vias |
US20020064546A1 (en) * | 1996-09-13 | 2002-05-30 | J. Milton Harris | Degradable poly(ethylene glycol) hydrogels with controlled half-life and precursors therefor |
US20020084312A1 (en) * | 2000-12-29 | 2002-07-04 | Shier Daniel E. | Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias |
US6420885B1 (en) * | 2000-02-10 | 2002-07-16 | Xilinx, Inc. | System and apparatus for low-temperature semiconductor device testing |
US6429389B1 (en) * | 2000-11-15 | 2002-08-06 | Intel Corporation | Via-in-pad apparatus and methods |
US20030082848A1 (en) * | 2001-10-25 | 2003-05-01 | Takayuki Ohuchida | Semiconductor device and manufacturing method |
US20030102151A1 (en) * | 1998-09-17 | 2003-06-05 | Naohiro Hirose | Multilayer build-up wiring board |
US6580174B2 (en) * | 2001-09-28 | 2003-06-17 | Intel Corporation | Vented vias for via in pad technology yield improvements |
US6593220B1 (en) * | 2002-01-03 | 2003-07-15 | Taiwan Semiconductor Manufacturing Company | Elastomer plating mask sealed wafer level package method |
US6631558B2 (en) * | 1996-06-05 | 2003-10-14 | Laservia Corporation | Blind via laser drilling system |
US6717245B1 (en) * | 2000-06-02 | 2004-04-06 | Micron Technology, Inc. | Chip scale packages performed by wafer level processing |
US6884945B2 (en) * | 2000-04-11 | 2005-04-26 | Lg Electronics Inc. | Multi-layer printed circuit board and a BGA semiconductor package using the multi-layer printed circuit board |
-
2003
- 2003-05-20 US US10/442,834 patent/US6787443B1/en not_active Expired - Fee Related
-
2004
- 2004-06-17 US US10/870,506 patent/US20040231886A1/en not_active Abandoned
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4764485A (en) * | 1987-01-05 | 1988-08-16 | General Electric Company | Method for producing via holes in polymer dielectrics |
US5515458A (en) * | 1987-05-29 | 1996-05-07 | Ide; Russell D. | Hydrodynamic bearings having beam mounted bearing pads and sealed bearing assemblies including the same |
US5189261A (en) * | 1990-10-09 | 1993-02-23 | Ibm Corporation | Electrical and/or thermal interconnections and methods for obtaining such |
US5742094A (en) * | 1993-01-25 | 1998-04-21 | Intel Corporation | Sealed semiconductor chip |
US5558271A (en) * | 1993-04-30 | 1996-09-24 | Lsi Logic Corporation | Shaped, self-aligning micro-bump structures |
US5477086A (en) * | 1993-04-30 | 1995-12-19 | Lsi Logic Corporation | Shaped, self-aligning micro-bump structures |
US5600180A (en) * | 1994-07-22 | 1997-02-04 | Nec Corporation | Sealing structure for bumps on a semiconductor integrated circuit chip |
US5842275A (en) * | 1995-09-05 | 1998-12-01 | Ford Motor Company | Reflow soldering to mounting pads with vent channels to avoid skewing |
US5875102A (en) * | 1995-12-20 | 1999-02-23 | Intel Corporation | Eclipse via in pad structure |
US6631558B2 (en) * | 1996-06-05 | 2003-10-14 | Laservia Corporation | Blind via laser drilling system |
US20020064546A1 (en) * | 1996-09-13 | 2002-05-30 | J. Milton Harris | Degradable poly(ethylene glycol) hydrogels with controlled half-life and precursors therefor |
US6245594B1 (en) * | 1997-08-05 | 2001-06-12 | Micron Technology, Inc. | Methods for forming conductive micro-bumps and recessed contacts for flip-chip technology and method of flip-chip assembly |
US6282782B1 (en) * | 1998-09-02 | 2001-09-04 | Hadco Santa Clara, Inc. | Forming plugs in vias of circuit board layers and subassemblies |
US20030102151A1 (en) * | 1998-09-17 | 2003-06-05 | Naohiro Hirose | Multilayer build-up wiring board |
US6392300B1 (en) * | 1999-06-28 | 2002-05-21 | Kabushiki Kaisha Toshiba | Semiconductor device having an alignment mark formed on the uppermost layer of a multilayer wire |
US6420885B1 (en) * | 2000-02-10 | 2002-07-16 | Xilinx, Inc. | System and apparatus for low-temperature semiconductor device testing |
US6395995B1 (en) * | 2000-03-15 | 2002-05-28 | Intel Corporation | Apparatus for coupling integrated circuit packages to bonding pads having vias |
US6884945B2 (en) * | 2000-04-11 | 2005-04-26 | Lg Electronics Inc. | Multi-layer printed circuit board and a BGA semiconductor package using the multi-layer printed circuit board |
US6717245B1 (en) * | 2000-06-02 | 2004-04-06 | Micron Technology, Inc. | Chip scale packages performed by wafer level processing |
US6429389B1 (en) * | 2000-11-15 | 2002-08-06 | Intel Corporation | Via-in-pad apparatus and methods |
US20020084312A1 (en) * | 2000-12-29 | 2002-07-04 | Shier Daniel E. | Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias |
US6580174B2 (en) * | 2001-09-28 | 2003-06-17 | Intel Corporation | Vented vias for via in pad technology yield improvements |
US20030082848A1 (en) * | 2001-10-25 | 2003-05-01 | Takayuki Ohuchida | Semiconductor device and manufacturing method |
US6593220B1 (en) * | 2002-01-03 | 2003-07-15 | Taiwan Semiconductor Manufacturing Company | Elastomer plating mask sealed wafer level package method |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI386072B (en) * | 2005-07-08 | 2013-02-11 | Hosiden Corp | Install the substrate and the microphone mounted on it |
CN102523701A (en) * | 2011-12-26 | 2012-06-27 | 深圳市星河电路有限公司 | Method for manufacturing stair boss video interface processor (VIP) hole resin plugging plate |
EP3975671A1 (en) * | 2020-09-23 | 2022-03-30 | InnoLux Corporation | Electronic device |
Also Published As
Publication number | Publication date |
---|---|
US6787443B1 (en) | 2004-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6787443B1 (en) | PCB design and method for providing vented blind vias | |
US6580174B2 (en) | Vented vias for via in pad technology yield improvements | |
US5875102A (en) | Eclipse via in pad structure | |
US5764485A (en) | Multi-layer PCB blockade-via pad-connection | |
US7173342B2 (en) | Method and apparatus for reducing electrical interconnection fatigue | |
US6514845B1 (en) | Solder ball contact and method | |
US8319116B2 (en) | Rib reinforcement of plated thru-holes | |
US6630631B1 (en) | Apparatus and method for interconnection between a component and a printed circuit board | |
JP2919456B2 (en) | Printed circuit board mounting structure of semiconductor package | |
US20120243147A1 (en) | Land grid array (lga) contact connector modification | |
US20080236871A1 (en) | Gas Venting Component Mounting Pad | |
US20100236823A1 (en) | Ring of power via | |
JP2005150553A (en) | Wiring board and its manufacturing method | |
JP2000077568A (en) | Structure of printed wiring board and manufacture there | |
US6369334B1 (en) | Printed circuit board with wire adds and component adds having 7-shaped and semicircular terminations | |
JP3860713B2 (en) | WIRING BOARD AND ELECTRONIC DEVICE USING THE SAME | |
US20050235488A1 (en) | Selective area solder placement | |
US6429389B1 (en) | Via-in-pad apparatus and methods | |
JP2926902B2 (en) | Printed wiring board | |
JPH1187930A (en) | Manufacture of multilayered printed circuit board | |
JP2004342776A (en) | Circuit board | |
JP2715945B2 (en) | Mounting structure of ball grid array package | |
US6009619A (en) | Process for manufacturing an electronic circuit card | |
JP2000036644A (en) | Double-sided flexible printed board | |
JP2023124189A (en) | Print circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |