US20040222785A1 - Signal sampling using flex circuits on direct inter-connects - Google Patents

Signal sampling using flex circuits on direct inter-connects Download PDF

Info

Publication number
US20040222785A1
US20040222785A1 US10/865,113 US86511304A US2004222785A1 US 20040222785 A1 US20040222785 A1 US 20040222785A1 US 86511304 A US86511304 A US 86511304A US 2004222785 A1 US2004222785 A1 US 2004222785A1
Authority
US
United States
Prior art keywords
connector
hardware connector
flexible circuit
hardware
electronic component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/865,113
Inventor
Leslie Los
Eric Pavol
David Cravens
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/865,113 priority Critical patent/US20040222785A1/en
Publication of US20040222785A1 publication Critical patent/US20040222785A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/185Mounting of expansion boards
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/184Mounting of motherboards
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/186Securing of expansion boards in correspondence to slots provided at the computer enclosure
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/32Monitoring with visual or acoustical indication of the functioning of the machine
    • G06F11/324Display of status information
    • G06F11/325Display of status information by lamps or LED's
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466Performance evaluation by tracing or monitoring
    • G06F11/349Performance evaluation by tracing or monitoring for interfaces, buses
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to signal sampling between components in a computer system.
  • Disk drive attachment to a motherboard using the industry standard Single Connector Attachment (SCA), will not allow for signal sampling and/or redirection of signals to Light Emitting Diode (LED) indicators.
  • SCA Single Connector Attachment
  • LED Light Emitting Diode
  • Drive integration and the use of various drive vendors has presented an issue of access to LED indicator signals from drive option block connectors. Some vendors are eliminating the option block connectors from their designs.
  • the present invention provides a method and system for sampling data signals between electronic components.
  • the invention comprises using a straight feed-through connector to connect electronic components and attaching one end of a flexible circuit to the pins of the feed-through connector.
  • the other end of the flexible circuit is attached to a display, such as a LED.
  • the display constitutes a field replaceable unit (FRU), which allows a malfunctioning display (i.e. LED) to be replaced without having to remove other electronic components or interrupt machine availability.
  • FRU field replaceable unit
  • the present invention can be used for the detection of fault signals, status, idle signals, error checking, and introduction of a signal analyzer.
  • FIG. 1 depicts a pictorial representation of a data processing system in which the present invention may be implemented in accordance with a preferred embodiment of the present invention
  • FIG. 2 depicts a block diagram of a data processing system in which the present invention may be implemented
  • FIGS. 3A-3C depict schematic diagrams illustrating three examples of RAID systems in which the present invention may be implemented
  • FIG. 4 depicts a schematic diagram illustrating the use of a flex circuit to connect components in accordance with the prior art
  • FIG. 5A depicts a schematic diagram illustrating signal sampling in accordance with the present invention
  • FIG. 5B depicts a diagram illustrating the T concept underlying the signal tap method of the present invention
  • FIG. 6A depicts a perspective view pictorial diagram illustrating the flex circuit carrying the signal tap in accordance with the present invention
  • FIG. 6B depicts a schematic diagram illustrating the flex circuit in accordance with the present invention.
  • FIG. 7 depicts a schematic diagram illustrating a unidirectional locking tine in accordance with the present invention.
  • FIG. 8 depicts a perspective view pictorial diagram illustrating a drive module with interposer flex, circuit inserted in the motherboard, in accordance with the present invention.
  • a computer 100 which includes a system unit 110 , a video display terminal 102 , a keyboard 104 , storage devices 108 , which may include floppy drives and other types of permanent and removable storage media, and mouse 106 .
  • Additional input devices may be included with personal computer 100 , such as, for example, a joystick, touchpad, touch screen, trackball, microphone, and the like.
  • Computer 100 can be implemented using any suitable computer, such as an IBM RS/6000 computer or IntelliStation computer, which are products of International Business Machines Corporation, located in Armonk, N.Y. Although the depicted representation shows a computer, other embodiments of the present invention may be implemented in other types of data processing systems, such as a network computer or Redundant Array of Independent Disks (RAID) system.
  • Computer 100 also preferably includes a graphical user interface that may be implemented by means of systems software residing in computer readable media in operation within computer 100 .
  • Data processing system 200 is an example of a computer, such as computer 100 in FIG. 1, in which code or instructions implementing the processes of the present invention may be located.
  • Data processing system 200 employs a peripheral component interconnect (PCI) local bus architecture.
  • PCI peripheral component interconnect
  • AGP Accelerated Graphics Port
  • ISA Industry Standard Architecture
  • Processor 202 and main memory 204 are connected to PCI local bus 206 through PCI bridge 208 .
  • PCI bridge 208 also may include an integrated memory controller and cache memory for processor 202 .
  • PCI local bus 206 may be made through direct component interconnection or through add-in boards.
  • local area network (LAN) adapter 210 small computer system interface SCSI host bus adapter 212 , and expansion bus interface 214 are connected to PCI local bus 206 by direct component connection.
  • audio adapter 216 graphics adapter 218 , and audio/video adapter 219 are connected to PCI local bus 206 by add-in boards inserted into expansion slots.
  • Expansion bus interface 214 provides a connection for a keyboard and mouse adapter 220 , modem 222 , and additional memory 224 .
  • SCSI host bus adapter 212 provides a connection for hard disk drive 226 , tape drive 228 , and CD-ROM drive 230 .
  • Typical PCI local bus implementations will support three or four PCI expansion slots or add-in connectors. The present invention can be implemented at any one of these interconnections.
  • FIG. 2 may vary depending on the implementation.
  • Other internal hardware or peripheral devices such as flash ROM (or equivalent nonvolatile memory) or optical disk drives and the like, may be used in addition to or in place of the hardware depicted in FIG. 2.
  • the processes of the present invention may be applied to a multiprocessor data processing system.
  • data processing system 200 may not include SCSI host bus adapter 212 , hard disk drive 226 , tape drive 228 , and CD-ROM 230 , as noted by dotted line 232 in FIG. 2 denoting optional inclusion.
  • the computer to be properly called a client computer, must include some type of network communication interface, such as LAN adapter 210 , modem 222 , or the like.
  • data processing system 200 may be a stand-alone system configured to be bootable without relying on some type of network communication interface, whether or not data processing system 200 comprises some type of network communication interface.
  • data processing system 200 may be a personal digital assistant (PDA), which is configured with ROM and/or flash ROM to provide non-volatile memory for storing operating system files and/or user-generated data.
  • PDA personal digital assistant
  • data processing system 200 also may be a notebook computer or hand held computer in addition to taking the form of a PDA.
  • data processing system 200 /also may be a kiosk or a Web appliance.
  • FIGS. 3A-3C schematic diagrams illustrating three examples of RAID systems in which the present invention may be implemented are depicted in accordance with one embodiment of the present invention.
  • RAID is a disk subsystem that increases performance and/or provides fault tolerance, and is comprised of a set of two or more hard disks and a specialized disk controller that contains the RAID functionality.
  • RAID improves performance by disk striping, which interleaves bytes or groups of bytes across multiple drives, so more than one disk is reading and writing simultaneously. Fault tolerance is achieved by mirroring or parity. Mirroring is 100% duplication of the data on two drives, and parity calculates the data in two drives and stores the result on a third drive. A failed drive can be hot swapped with a new one, and the RAID controller automatically rebuilds the lost data.
  • RAID 300 is an example of disk striping only, which interleaves data across multiple disks for better performance. However, this approach does not provide safeguards against failure.
  • RAID 301 employs disk mirroring, which provides 100% duplication of data. This approach offers the highest reliability, but doubles storage costs.
  • RAID 302 employs data striping across three or more drives for performance and parity bits for fault tolerance. The parity bits from two drives are stored on a third drive. This is the most widely used approach to RAID systems.
  • the present invention can be used with any of the example RAID approaches described above, as well as other types of RAID configurations.
  • FIG. 4 a schematic diagram illustrating the use of a flex circuit to connect components is depicted in accordance with the prior art.
  • the prior art approach is to use a flex circuit 403 to connect components 401 and 402 , with a separate branch 404 leading to the LED.
  • This prior art approach has the disadvantage of increased signal length and added resistance due to the flex, as well as the resistance created by multiple contact points 405 and 406 .
  • FIG. 5A a schematic diagram illustrating signal sampling is depicted in accordance with the present invention.
  • Two components 501 and 502 are connected with a straight feed-through connector 504 .
  • An example of such a feed-through connector is the Molex interposer connector.
  • the feed-through connector and the introduction of a flex circuit 503 reduces the number of contact points. By eliminating flex 403 , the signal length is reduced and the resistance created by flex 403 is eliminated.
  • the Molex connector is a straight feed-through connector, the electrical factors of impedance and capacitive clumping are considerably reduced.
  • the signal sampling method in the present invention represents a “T” concept, which is illustrated in FIG. 5B.
  • Signals a, b, and c represent the primary signals traveling between components 501 and 502 .
  • Signals d and e represents the tap, which is redirected along the Flex 503 .
  • the sampling and/or redirection of signals can be accomplished as needed for LED indicators.
  • the present invention can be used to sample data signals from any kind of hardware connection.
  • FIG. 6A a perspective view pictorial diagram illustrating the flex circuit carrying the signal tap is depicted in accordance with the present invention.
  • the flex 601 is held between the snap fit halves 603 and 604 of the connector 600 .
  • the flex is attached to the connector pins during assembly and a relief in the side of the connector 600 allows for the escape of the flex circuit 601 .
  • the flex circuit would be routed to a location on the drive FRU that would permit visibility of the LED indicators 602 .
  • Flex circuit 601 contains several openings 605 through which pins from connector 600 can pass and establish a connection between connector 600 and flex 601 .
  • the flex 601 can be connected to the pins by several methods, such as, for example, soldering, wire trap, or unidirectional locking tine.
  • FIG. 7 a schematic diagram illustrating a unidirectional locking tine is depicted in accordance with the present invention.
  • the locking tines 702 are located in the opening 605 on the flex 601 .
  • the connector pins 701 are pushed through openings 605 in the direction indicated by the arrow.
  • the locking tine 702 applies enough pressure against pin 701 to remove any gas barrier between the tine 702 and pin 701 that might interfere with the conduction of an electrical current.
  • the shape of the tine 702 and the pressure exerted by it allow the pin 701 to move only in the direction of insertion, indicated by the arrow.
  • the stop block support 703 counters the pressure exerted by the tines 702 and maintains the proper parallel alignment between connector pins 701 .
  • FIG. 8 a perspective view pictorial diagram illustrating a drive module with interposer flex circuit inserted in the motherboard is depicted in accordance with the present invention.
  • the drive 801 is installed in computer chassis 800 .
  • the flex circuit 601 runs from the interposer connector 600 , under the drive 801 , to the LEDs 602 .
  • active components are removed from the motherboard 802 (or backplane), improving reliability and avoiding a servicing issue when an LED stops working.
  • an LED 602 fails, it can be serviced without having to remove motherboard 802 and interrupt the availability of the machine.
  • Data sampling has several applications including, for example, detection of fault signals, LED/status, idle signals, error checking, or introduction of a signal analyzer.

Abstract

A method and system for sampling data signals between electronic components are provided. The invention comprises using a straight feed-through connector to connect electronic components and attaching one end of a flexible circuit to the pins of the feed-through connector. The other end of the flexible circuit is attached to a display, such as a LED. The display constitutes a field replaceable unit (FRU), which allows a malfunctioning display (i.e. LED) to be replaced without having to remove other electronic components. The present invention can be used for the detection of fault signals, status, idle signals, error checking, and introduction of a signal analyzer.

Description

    BACKGROUND OF THE INVENTION
  • 1. Technical Field [0001]
  • The present invention relates to signal sampling between components in a computer system. [0002]
  • 2. Description of Related Art [0003]
  • Disk drive attachment to a motherboard, using the industry standard Single Connector Attachment (SCA), will not allow for signal sampling and/or redirection of signals to Light Emitting Diode (LED) indicators. Drive integration and the use of various drive vendors has presented an issue of access to LED indicator signals from drive option block connectors. Some vendors are eliminating the option block connectors from their designs. [0004]
  • Current practice is to use two connectors with a flex circuit to bridge between the drive and the motherboard, and use a third connector, on the flex circuit, to connect to the drive's option block. With high-speed signals, such as Fiber channel 2 gigabits/sec, the multiple connectors and flex circuits solution presents impedance and capacitance clumping issues. Each connection has a capacitance. If the connecting flex is short, the two capacitances can clump together and reflect the signal. Lengthening the flex will reduce capacitance clumping but will also increase resistance and signal loss in the flex. Higher cost and lower reliability are also result from the two-connector solution. [0005]
  • Another approach has been to place LEDs on the motherboard or backplane and use light pipes on the Field Replaceable Units (FRUs). The light pipes are used to convey activity and failure indicators from the LEDs. Unfortunately, this introduces reliability and servicing problems related to the backplane. To replace a defective LED, the backplane would have to be removed, resulting in the whole machine being taken down. [0006]
  • SUMMARY OF THE INVENTION
  • The present invention provides a method and system for sampling data signals between electronic components. The invention comprises using a straight feed-through connector to connect electronic components and attaching one end of a flexible circuit to the pins of the feed-through connector. The other end of the flexible circuit is attached to a display, such as a LED. The display constitutes a field replaceable unit (FRU), which allows a malfunctioning display (i.e. LED) to be replaced without having to remove other electronic components or interrupt machine availability. The present invention can be used for the detection of fault signals, status, idle signals, error checking, and introduction of a signal analyzer. [0007]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein: [0008]
  • FIG. 1 depicts a pictorial representation of a data processing system in which the present invention may be implemented in accordance with a preferred embodiment of the present invention; [0009]
  • FIG. 2 depicts a block diagram of a data processing system in which the present invention may be implemented; [0010]
  • FIGS. 3A-3C depict schematic diagrams illustrating three examples of RAID systems in which the present invention may be implemented; [0011]
  • FIG. 4 depicts a schematic diagram illustrating the use of a flex circuit to connect components in accordance with the prior art; [0012]
  • FIG. 5A depicts a schematic diagram illustrating signal sampling in accordance with the present invention; [0013]
  • FIG. 5B depicts a diagram illustrating the T concept underlying the signal tap method of the present invention; [0014]
  • FIG. 6A depicts a perspective view pictorial diagram illustrating the flex circuit carrying the signal tap in accordance with the present invention; [0015]
  • FIG. 6B depicts a schematic diagram illustrating the flex circuit in accordance with the present invention; [0016]
  • FIG. 7 depicts a schematic diagram illustrating a unidirectional locking tine in accordance with the present invention; and [0017]
  • FIG. 8 depicts a perspective view pictorial diagram illustrating a drive module with interposer flex, circuit inserted in the motherboard, in accordance with the present invention. [0018]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • With reference now to the figures and in particular with reference to FIG. 1, a pictorial representation of a data processing system in which the present invention may be implemented is depicted in accordance with a preferred embodiment of the present invention. A [0019] computer 100 is depicted which includes a system unit 110, a video display terminal 102, a keyboard 104, storage devices 108, which may include floppy drives and other types of permanent and removable storage media, and mouse 106. Additional input devices may be included with personal computer 100, such as, for example, a joystick, touchpad, touch screen, trackball, microphone, and the like. Computer 100 can be implemented using any suitable computer, such as an IBM RS/6000 computer or IntelliStation computer, which are products of International Business Machines Corporation, located in Armonk, N.Y. Although the depicted representation shows a computer, other embodiments of the present invention may be implemented in other types of data processing systems, such as a network computer or Redundant Array of Independent Disks (RAID) system. Computer 100 also preferably includes a graphical user interface that may be implemented by means of systems software residing in computer readable media in operation within computer 100.
  • With reference now to FIG. 2, a block diagram of a data processing system is shown in which the present invention may be implemented. [0020] Data processing system 200 is an example of a computer, such as computer 100 in FIG. 1, in which code or instructions implementing the processes of the present invention may be located. Data processing system 200 employs a peripheral component interconnect (PCI) local bus architecture. Although the depicted example employs a PCI bus, other bus architectures such as Accelerated Graphics Port (AGP) and Industry Standard Architecture (ISA) may be used. Processor 202 and main memory 204 are connected to PCI local bus 206 through PCI bridge 208. PCI bridge 208 also may include an integrated memory controller and cache memory for processor 202. Additional connections to PCI local bus 206 may be made through direct component interconnection or through add-in boards. In the depicted example, local area network (LAN) adapter 210, small computer system interface SCSI host bus adapter 212, and expansion bus interface 214 are connected to PCI local bus 206 by direct component connection. In contrast, audio adapter 216, graphics adapter 218, and audio/video adapter 219 are connected to PCI local bus 206 by add-in boards inserted into expansion slots. Expansion bus interface 214 provides a connection for a keyboard and mouse adapter 220, modem 222, and additional memory 224. SCSI host bus adapter 212 provides a connection for hard disk drive 226, tape drive 228, and CD-ROM drive 230. Typical PCI local bus implementations will support three or four PCI expansion slots or add-in connectors. The present invention can be implemented at any one of these interconnections.
  • Those of ordinary skill in the art will appreciate that the hardware in FIG. 2 may vary depending on the implementation. Other internal hardware or peripheral devices, such as flash ROM (or equivalent nonvolatile memory) or optical disk drives and the like, may be used in addition to or in place of the hardware depicted in FIG. 2. Also, the processes of the present invention may be applied to a multiprocessor data processing system. [0021]
  • For example, [0022] data processing system 200, if optionally configured as a network computer, may not include SCSI host bus adapter 212, hard disk drive 226, tape drive 228, and CD-ROM 230, as noted by dotted line 232 in FIG. 2 denoting optional inclusion. In that case, the computer, to be properly called a client computer, must include some type of network communication interface, such as LAN adapter 210, modem 222, or the like. As another example, data processing system 200 may be a stand-alone system configured to be bootable without relying on some type of network communication interface, whether or not data processing system 200 comprises some type of network communication interface. As a further example, data processing system 200 may be a personal digital assistant (PDA), which is configured with ROM and/or flash ROM to provide non-volatile memory for storing operating system files and/or user-generated data.
  • The depicted example in FIG. 2 and above-described examples are not meant to imply architectural limitations. For example, [0023] data processing system 200 also may be a notebook computer or hand held computer in addition to taking the form of a PDA. Data processing system 200/also may be a kiosk or a Web appliance.
  • Turning to FIGS. 3A-3C, schematic diagrams illustrating three examples of RAID systems in which the present invention may be implemented are depicted in accordance with one embodiment of the present invention. RAID is a disk subsystem that increases performance and/or provides fault tolerance, and is comprised of a set of two or more hard disks and a specialized disk controller that contains the RAID functionality. Developed initially for servers and stand-alone disk storage systems, RAID is increasingly becoming available in desktop PCs, primarily for fault tolerance. [0024]
  • RAID improves performance by disk striping, which interleaves bytes or groups of bytes across multiple drives, so more than one disk is reading and writing simultaneously. Fault tolerance is achieved by mirroring or parity. Mirroring is 100% duplication of the data on two drives, and parity calculates the data in two drives and stores the result on a third drive. A failed drive can be hot swapped with a new one, and the RAID controller automatically rebuilds the lost data. [0025]
  • [0026] RAID 300 is an example of disk striping only, which interleaves data across multiple disks for better performance. However, this approach does not provide safeguards against failure. RAID 301 employs disk mirroring, which provides 100% duplication of data. This approach offers the highest reliability, but doubles storage costs. RAID 302 employs data striping across three or more drives for performance and parity bits for fault tolerance. The parity bits from two drives are stored on a third drive. This is the most widely used approach to RAID systems. The present invention can be used with any of the example RAID approaches described above, as well as other types of RAID configurations.
  • Referring to FIG. 4, a schematic diagram illustrating the use of a flex circuit to connect components is depicted in accordance with the prior art. The prior art approach is to use a [0027] flex circuit 403 to connect components 401 and 402, with a separate branch 404 leading to the LED. There are two contact points 405 and 406, at each end of the flex 403. This prior art approach has the disadvantage of increased signal length and added resistance due to the flex, as well as the resistance created by multiple contact points 405 and 406.
  • Referring to FIG. 5A, a schematic diagram illustrating signal sampling is depicted in accordance with the present invention. Two [0028] components 501 and 502 are connected with a straight feed-through connector 504. An example of such a feed-through connector is the Molex interposer connector. The feed-through connector and the introduction of a flex circuit 503 reduces the number of contact points. By eliminating flex 403, the signal length is reduced and the resistance created by flex 403 is eliminated. In addition, since the Molex connector is a straight feed-through connector, the electrical factors of impedance and capacitive clumping are considerably reduced. The signal sampling method in the present invention represents a “T” concept, which is illustrated in FIG. 5B. Signals a, b, and c represent the primary signals traveling between components 501 and 502. Signals d and e represents the tap, which is redirected along the Flex 503. The sampling and/or redirection of signals can be accomplished as needed for LED indicators. The present invention can be used to sample data signals from any kind of hardware connection.
  • Referring now to FIG. 6A, a perspective view pictorial diagram illustrating the flex circuit carrying the signal tap is depicted in accordance with the present invention. The [0029] flex 601 is held between the snap fit halves 603 and 604 of the connector 600. The flex is attached to the connector pins during assembly and a relief in the side of the connector 600 allows for the escape of the flex circuit 601. The flex circuit would be routed to a location on the drive FRU that would permit visibility of the LED indicators 602.
  • In reference to FIG. 6B, a schematic diagram illustrating the [0030] flex circuit 601 is depicted in accordance with the present invention. Flex circuit 601 contains several openings 605 through which pins from connector 600 can pass and establish a connection between connector 600 and flex 601. The flex 601 can be connected to the pins by several methods, such as, for example, soldering, wire trap, or unidirectional locking tine.
  • Referring to FIG. 7, a schematic diagram illustrating a unidirectional locking tine is depicted in accordance with the present invention. The locking [0031] tines 702 are located in the opening 605 on the flex 601. The connector pins 701 are pushed through openings 605 in the direction indicated by the arrow. The locking tine 702 applies enough pressure against pin 701 to remove any gas barrier between the tine 702 and pin 701 that might interfere with the conduction of an electrical current. The shape of the tine 702 and the pressure exerted by it allow the pin 701 to move only in the direction of insertion, indicated by the arrow. The stop block support 703 counters the pressure exerted by the tines 702 and maintains the proper parallel alignment between connector pins 701.
  • Referring to FIG. 8, a perspective view pictorial diagram illustrating a drive module with interposer flex circuit inserted in the motherboard is depicted in accordance with the present invention. The [0032] drive 801 is installed in computer chassis 800. The flex circuit 601 runs from the interposer connector 600, under the drive 801, to the LEDs 602. By placing the LEDs 602 on the FRU, active components are removed from the motherboard 802 (or backplane), improving reliability and avoiding a servicing issue when an LED stops working. Thus, if an LED 602 fails, it can be serviced without having to remove motherboard 802 and interrupt the availability of the machine.
  • Data sampling has several applications including, for example, detection of fault signals, LED/status, idle signals, error checking, or introduction of a signal analyzer. [0033]
  • The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated. [0034]

Claims (21)

1-14. (canceled)
15. A method for sampling data signals between electronic components, comprising:
connecting the electronic components by using a hardware connector;
attaching one end of a flexible circuit to the hardware connector; and
attaching an opposite end of the flexible circuit to an output device.
16. The method according to claim 15, wherein the flexible circuit is attached to the hardware connector by a unidirectional locking tine.
17. The method according to claim 15, wherein the flexible circuit is attached to the hardware connector by a wire trap.
18. The method according to claim 15, wherein the output device is a light emitting diode.
19. The method according to claim 15, wherein the output device constitutes a field replaceable unit.
20. The method according to claim 15, wherein the hardware connector is a feed-through connector.
21. The method according to claim 15, wherein the data sampling can be used for detection of at least one of fault signals, status, idle signals, error checking, and introduction of a signal analyzer.
22. The method according to claim 15, wherein connecting the components using a hardware connector includes:
directly connecting a first electronic component to a first end of the hardware connector; and
directly connecting a second electronic component to a second end of the hardware connector, and wherein the flexible circuit is directly coupled to the hardware connector.
23. The method according to claim 22, wherein the first electronic component is a storage device and the second electronic component is a circuit board.
24. A system for sampling data signals between electronic components, comprising:
a hardware connector for connecting the electronic components;
first attaching means for attaching one end of a flexible circuit to the hardware connector; and
second attaching means for attaching the opposite end of the flexible circuit to an output device.
25. The system according to claim 24, wherein the flexible circuit is attached to the hardware connector by a unidirectional locking tine.
26. The system according to claim 24, wherein the flexible circuit is attached to the hardware connector by a wire trap.
27. The system according to claim 24, wherein the hardware connector is a feed-through connector.
28. The system according to claim 24, wherein the data sampling can be used for detection of at least one of fault signals, status, idle signals, error checking, and introduction of a signal analyzer.
29. The system according to claim 24, wherein a first end of the hardware connector is directly connected to a first electronic component and a second end of the hardware connector is directly coupled to a second electronic component, and wherein the flexible circuit is directly coupled to the hardware connector.
30. The system according to claim 29, wherein the first electronic component is a storage device and the second electronic component is a circuit board.
31. A method for sampling data signals between a drive and a motherboard, comprising:
providing a direct connection between the drive and the motherboard by way of an hardware connector;
coupling a first end of a flexible circuit to the hardware connector; and
coupling a second end of the flexible circuit to an indicator.
32. The method of claim 31, wherein the first end of the flexible circuit is held between two snap-fit halves of the hardware connector.
33. The method of claim 31, wherein the first end of the flexible circuit is coupled to the hardware connector by one of wire taps and unidirectional locking tines.
34. The method of claim 31, wherein the hardware connector is an interposer connector.
US10/865,113 2000-12-29 2004-06-10 Signal sampling using flex circuits on direct inter-connects Abandoned US20040222785A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/865,113 US20040222785A1 (en) 2000-12-29 2004-06-10 Signal sampling using flex circuits on direct inter-connects

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/751,249 US6819126B2 (en) 2000-12-29 2000-12-29 Signal sampling using flex circuits on direct inter-connects
US10/865,113 US20040222785A1 (en) 2000-12-29 2004-06-10 Signal sampling using flex circuits on direct inter-connects

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/751,249 Continuation US6819126B2 (en) 2000-12-29 2000-12-29 Signal sampling using flex circuits on direct inter-connects

Publications (1)

Publication Number Publication Date
US20040222785A1 true US20040222785A1 (en) 2004-11-11

Family

ID=25021154

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/751,249 Expired - Lifetime US6819126B2 (en) 2000-12-29 2000-12-29 Signal sampling using flex circuits on direct inter-connects
US10/865,113 Abandoned US20040222785A1 (en) 2000-12-29 2004-06-10 Signal sampling using flex circuits on direct inter-connects

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/751,249 Expired - Lifetime US6819126B2 (en) 2000-12-29 2000-12-29 Signal sampling using flex circuits on direct inter-connects

Country Status (1)

Country Link
US (2) US6819126B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050135000A1 (en) * 2003-12-22 2005-06-23 Chih-Wei Kao HDD tray structure

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7093158B2 (en) * 2002-03-11 2006-08-15 Hewlett-Packard Development Company, L.P. Data redundancy in a hot pluggable, large symmetric multi-processor system
US20040181367A1 (en) * 2003-03-11 2004-09-16 Nguyen Minh H. Diagnostic display
US7234085B2 (en) * 2004-01-13 2007-06-19 International Business Machines Corporation Method, system, and product for hierarchical encoding of field replaceable unit service indicators
US7145765B2 (en) * 2004-02-27 2006-12-05 Finisar Corporation Support device and extender assemblies for interposers
CN102147442B (en) * 2011-01-14 2014-02-26 富泰华工业(深圳)有限公司 Detecting jig for connector
CN104679116B (en) * 2013-11-28 2018-06-01 英业达科技有限公司 Server cabinet system, circuit board composition system and its circuit board

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2023947A (en) * 1933-12-28 1935-12-10 Weston Electrical Instr Corp Radioanalyzer
US2385620A (en) * 1944-06-01 1945-09-25 Fleckenstein Andrew Electric outlet accessory fixture
US3234464A (en) * 1962-06-20 1966-02-08 Mcgregor & Machray Neon type voltage detector
US3701964A (en) * 1970-09-04 1972-10-31 Lockheed Aircraft Corp Flat cable electrical wiring system
US3753261A (en) * 1971-12-09 1973-08-14 K Thaxton Continuous ground and polarity monitor
US3970802A (en) * 1974-10-16 1976-07-20 Bunker Ramo Corporation Flexible circuit connecting arrangement for interconnection modules
US4021091A (en) * 1975-06-13 1977-05-03 International Telephone And Telegraph Corporation Zero force printed circuit board connector
US4435740A (en) * 1981-10-30 1984-03-06 International Business Machines Corporation Electric circuit packaging member
US4676564A (en) * 1985-10-28 1987-06-30 Burroughs Corporation Access device unit for installed pin grid array
US4816751A (en) * 1986-07-16 1989-03-28 Dakku Kabushiki-Kaisha Apparatus for inspecting the operation of integrated circuit device
US4921439A (en) * 1988-10-27 1990-05-01 Amp Incorporated Center wire trap terminal and connector
US4963821A (en) * 1989-04-14 1990-10-16 Tektronix, Inc. Probe and method for testing a populated circuit board
US5083947A (en) * 1991-01-22 1992-01-28 Molex Incoporated Electrical conductor trap terminal and connector
US5126657A (en) * 1990-11-02 1992-06-30 Sun Microsystems, Inc. Apparatus for testing computer chips in the chips normal operating environment
US5548223A (en) * 1992-09-29 1996-08-20 Tektronix, Inc. Probe adapter for electronic device
US5859538A (en) * 1996-01-31 1999-01-12 Hewlett-Packard Company Method and apparatus for connecting a ball grid array device to a test instrument to facilitate the monitoring of individual signals or the interruption of individual signals or both
US5896037A (en) * 1996-10-10 1999-04-20 Methode Electronics, Inc. Interface test adapter for actively testing an integrated circuit chip package
US6124716A (en) * 1996-11-05 2000-09-26 Yazaki Corporation Circuit continuity test apparatus
US6144559A (en) * 1999-04-08 2000-11-07 Agilent Technologies Process for assembling an interposer to probe dense pad arrays

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2023947A (en) * 1933-12-28 1935-12-10 Weston Electrical Instr Corp Radioanalyzer
US2385620A (en) * 1944-06-01 1945-09-25 Fleckenstein Andrew Electric outlet accessory fixture
US3234464A (en) * 1962-06-20 1966-02-08 Mcgregor & Machray Neon type voltage detector
US3701964A (en) * 1970-09-04 1972-10-31 Lockheed Aircraft Corp Flat cable electrical wiring system
US3753261A (en) * 1971-12-09 1973-08-14 K Thaxton Continuous ground and polarity monitor
US3970802A (en) * 1974-10-16 1976-07-20 Bunker Ramo Corporation Flexible circuit connecting arrangement for interconnection modules
US4021091A (en) * 1975-06-13 1977-05-03 International Telephone And Telegraph Corporation Zero force printed circuit board connector
US4435740A (en) * 1981-10-30 1984-03-06 International Business Machines Corporation Electric circuit packaging member
US4676564A (en) * 1985-10-28 1987-06-30 Burroughs Corporation Access device unit for installed pin grid array
US4816751A (en) * 1986-07-16 1989-03-28 Dakku Kabushiki-Kaisha Apparatus for inspecting the operation of integrated circuit device
US4921439A (en) * 1988-10-27 1990-05-01 Amp Incorporated Center wire trap terminal and connector
US4963821A (en) * 1989-04-14 1990-10-16 Tektronix, Inc. Probe and method for testing a populated circuit board
US5126657A (en) * 1990-11-02 1992-06-30 Sun Microsystems, Inc. Apparatus for testing computer chips in the chips normal operating environment
US5083947A (en) * 1991-01-22 1992-01-28 Molex Incoporated Electrical conductor trap terminal and connector
US5548223A (en) * 1992-09-29 1996-08-20 Tektronix, Inc. Probe adapter for electronic device
US5859538A (en) * 1996-01-31 1999-01-12 Hewlett-Packard Company Method and apparatus for connecting a ball grid array device to a test instrument to facilitate the monitoring of individual signals or the interruption of individual signals or both
US5896037A (en) * 1996-10-10 1999-04-20 Methode Electronics, Inc. Interface test adapter for actively testing an integrated circuit chip package
US6124716A (en) * 1996-11-05 2000-09-26 Yazaki Corporation Circuit continuity test apparatus
US6144559A (en) * 1999-04-08 2000-11-07 Agilent Technologies Process for assembling an interposer to probe dense pad arrays

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050135000A1 (en) * 2003-12-22 2005-06-23 Chih-Wei Kao HDD tray structure
US7251099B2 (en) * 2003-12-22 2007-07-31 Quanta Computer Inc. Hard disk drive tray structure with flex circuit extending between exposed sides and connected to metal pad and indicator

Also Published As

Publication number Publication date
US20020084908A1 (en) 2002-07-04
US6819126B2 (en) 2004-11-16

Similar Documents

Publication Publication Date Title
US6983343B2 (en) Partitioning of storage channels using programmable switches
US6874100B2 (en) Raid system with multiple controllers and proof against any single point of failure
US7447834B2 (en) Managing serial attached small computer systems interface communications
US8074105B2 (en) High data availability SAS-based RAID system
US20070076321A1 (en) Data storage system, data storage control device, and failure location diagnosis method thereof
US20070079032A1 (en) Serial signal ordering in serial general purpose input output (SGPIO)
US7480815B2 (en) Controller communications over an always-on controller interconnect
US7597582B2 (en) Backplane for use in a push-in rack for peripherals
US20060194386A1 (en) Method and apparatus for supporting port aggregation of serial attached SCSI wide ports via virtual ports
JP2007080282A (en) Data storage system with improved network interface
US7516537B1 (en) Method for converting a standalone network storage system into a disk drive storage enclosure
JPH0720994A (en) Storage system
KR20060096244A (en) Data storage system and data storage control apparatus
US7613843B1 (en) Activity indicator for mass storage device
US6618821B1 (en) Fault tolerant network server having multiple slideably-mounted processing elements sharing a redundant array of independent disks through SCSI isolators
US6819126B2 (en) Signal sampling using flex circuits on direct inter-connects
US7757123B1 (en) Managing faults
US7027439B1 (en) Data storage system with improved network interface
US8381027B1 (en) Determining alternate paths in faulted systems
US7447833B2 (en) Techniques for providing communications in a data storage system using a single IC for both storage device communications and peer-to-peer communications
US20040199719A1 (en) Standalone newtork storage system enclosure including head and multiple disk drives connected to a passive backplane
US6032269A (en) Firmware recovery from hanging channels by buffer analysis
CN215340919U (en) Hard disk backboard structure supporting double-control mode and storage server
Asami et al. Designing a self-maintaining storage system
US6973593B1 (en) System analyzer for a data storage system

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION