US20040197984A1 - Adhesion layer for Pt on SiO2 - Google Patents
Adhesion layer for Pt on SiO2 Download PDFInfo
- Publication number
- US20040197984A1 US20040197984A1 US10/803,363 US80336304A US2004197984A1 US 20040197984 A1 US20040197984 A1 US 20040197984A1 US 80336304 A US80336304 A US 80336304A US 2004197984 A1 US2004197984 A1 US 2004197984A1
- Authority
- US
- United States
- Prior art keywords
- layer
- depositing
- adhesion
- sio
- method recited
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/65—Electrodes comprising a noble metal or a noble metal oxide, e.g. platinum (Pt), ruthenium (Ru), ruthenium dioxide (RuO2), iridium (Ir), iridium dioxide (IrO2)
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12535—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.] with additional, spatially distinct nonmetal component
- Y10T428/12597—Noncrystalline silica or noncrystalline plural-oxide component [e.g., glass, etc.]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
- Y10T428/12771—Transition metal-base component
- Y10T428/12861—Group VIII or IB metal-base component
- Y10T428/12875—Platinum group metal-base component
Definitions
- the present invention relates to integrated circuit (IC) memory devices and, more particularly, to the inclusion of one or more thin layers, such as Si, Al, Ir0 2 , or Al plus TiN, as an adhesion layer between a noble metal layer, such as Pt, and a silicon dioxide (Si0 2 )layer to form the electrode for high-k dielectric Dynamic Random Access Memory (DRAM) and Ferroelectric Random Access Memory (FRAM) applications.
- IC integrated circuit
- Capacitors with high dielectric constant (high-k) materials as the dielectric are increasingly used in high density devices.
- the high-k dielectrics used in DRAM devices are generally formed at a high temperature oxidation ambient, as are ferroelectric materials used in FRAM devices.
- noble metal electrodes are used with the dielectric.
- Platinum (Pt) electrodes are typically used for the high-k dielectric capacitors in DRAM devices and for FRAM devices because of its excellent oxidation resistance and high work function.
- Pt poorly adheres to silicon dioxide and results in peeling of the Pt at various process steps, such as during the formation of the capacitor and during the following Back End of Line (BEOL) processes.
- an intermediate adhesion layer may be added between the Pt and SiO 2 layers.
- the adhesion layers used include Ti, TaSiN or TiN.
- the present invention provides one or more adhesion layers which prevent the Pt electrode from peeling from the SiO 2 .
- adhesion layers include IrO 2 , Si, Al, or Al plus TiN as the adhesion layer.
- an adhesion layer is disposed between the electrode and the SiO 2 substrate.
- the adhesion layer is selected from a group consisting of silicon (Si), aluminum (Al), aluminum (Al) plus titanium nitride (TiN) and iridium oxide (IrO 2 ).
- an adhesion layer is selected from a group consisting of Si, Al, Al plus TiN, and IrO 2 and is disposed between a noble metal layer and a silicon dioxide layer.
- a high dielectric constant (high-k) capacitor structure is fabricated.
- An adhesion layer is deposited on a SiO 2 substrate.
- the adhesion layer is selected from a group consisting of Si, Al, Al plus TiN, and IrO 2 .
- a noble metal bottom electrode is deposited on the adhesion layer.
- a high-k dielectric material is deposited on the bottom electrode.
- a top electrode is deposited on the high-k dielectric layer, and the top electrode and the high-k dielectric are patterned.
- An insulation layer is deposited thereon, and vias are opened in the insulation layer.
- a metal pad layer is deposited in the vias and atop the insulation layer, and the metal pad layer is patterned.
- a 3-dimensional capacitor structure is fabricated.
- a silicon dioxide layer is deposited on a substrate, and vias are opened in the silicon dioxide layer.
- Polycrystalline silicon is deposited into the vias, and the polycrystalline silicon is planarized and recessed back to form poly plugs in the vias.
- a barrier layer is deposited in the vias, and the barrier layer is planarized.
- An adhesion layer is deposited atop the barrier layer and the SiO 2 layer. The adhesion layer is selected from a group consisting of Si, Al, Al plus TiN, and IrO 2 .
- a noble metal bottom electrode is deposited on the adhesion layer.
- FIG. 1 is a graph illustrating x-ray diffraction analysis data and showing the stability of IrO 2 at temperatures of up to 750° C.
- FIG. 2 is a cross-sectional view showing a planar capacitor structure of a device according to an embodiment of the invention.
- FIG. 3 is a cross-sectional view showing a first three-dimensional capacitor structure of a device according to another embodiment of the invention.
- FIG. 4 is a cross-sectional view showing a second three-dimensional capacitor structure of a device according to a further embodiment of the invention.
- the invention is directed to the use of one or more layers, such as IrO 2 , Si and Al plus TiN, that improve adhesion between an electrode layer and a SiO 2 layer.
- layers such as IrO 2 , Si and Al plus TiN, that improve adhesion between an electrode layer and a SiO 2 layer.
- IrO 2 has a good adhesion to silicon oxide as can be predicted by its oxygen bonding nature. IrO 2 remains stable up to 750° C. when exposed to an oxygen ambient, as shown in FIG. 1. Further, polycrystalline IrO 2 is conductive and can serve as a part of the electrode.
- thin Si or Al layers can form a uniform thin silicon oxide or aluminum oxide layer underneath a Pt electrode to improve the adhesion of Pt on SiO 2 layer without decreasing dielectric film quality on the Pt.
- TABLE 1 Adhesion Test Results Adhesion Layer and Thickness Pt Thickness Adhesion (Mpam1/2) None 1000 ⁇ Failed TiN, CVD, 50 ⁇ 1000 ⁇ ⁇ 0.16 TaSiN, 250 ⁇ 2500 ⁇ 0.24 Ti, PVD, 50 ⁇ 1000 ⁇ 0.26 Al, 100 ⁇ 1000 ⁇ 0.23 Al, 100 ⁇ , +Ti, 200 ⁇ 1000 ⁇ 0.32 Poly Si, 50 ⁇ 1000 ⁇ 0.30
- Table 1 shows the adhesion properties of various materials after exposure in an oxygen ambient at 640° C. for five minutes. Samples with a known chemical vapor deposited (CVD) TiN adhesion layer could not be tested since its adhesion was less than 0.16. Samples with known Ti or TaSiN adhesion layers had improved adhesion over the CVD physical vapor deposition (PVD) but were not suitable because of dielectric layer degradation on a Pt/Ti or TaSiN/SiO 2 structure. Better or at least comparable adhesion was obtained for samples with a polycrystalline Si, Al, or Al plus Ti adhesion layers of the invention.
- CVD chemical vapor deposited
- a planar capacitor structure such as is shown in FIG. 2, was prepared by first depositing an adhesion layer 21 on a SiO 2 layer atop a substrate (not shown).
- the adhesion layer is preferably Si, Al, Al plus Ti or IrO 2 .
- a Pt bottom electrode 23 is then deposited atop the adhesion layer 21.
- a high-k dielectric 24 is then deposited atop the adhesion layer, and a top electrode 25 (Pt) is deposited thereon.
- the high-k dielectric may be a (Ba,Sr)TiO 3 (BST) material.
- top electrode 25 and the high-k dielectric 24 are then patterned and an insulation (SiO 2 ) layer 26 is thereafter deposited atop this structure.
- Vias are then opened in the SiO 2 , and a Al or W a metal pad layer 27 is deposited in and on top of the vias and is then patterned.
- the adhesion layers of the invention may be used in any integration scheme where adhesion of the electrode to the SiO 2 layer is of importance. Without limiting the scope of the invention, two examples using three-dimensional capacitor structures on devices for a DRAM application are now described.
- a SiO 2 layer 31 is formed on a device substrate (not shown). Vias are opened in the SiO 2 layer 31, and a polycrystalline Si layer 32 is deposited on top of the SiO 2 and into the vias.
- the polycrystalline Si is planarized to remove any material atop the SiO 2 layer, using a chemical mechanical polish (CMP) process, and the polysilicon is then recessed back, leaving poly plugs in the vias between the surface of the SiO 2 layer.
- CMP chemical mechanical polish
- a barrier layer 33 is deposited atop the SiO 2 layer and the poly plugs, and the barrier layer is likewise subjected to a CMP process.
- An adhesion layer 34 is then deposited, and a Pt bottom electrode 35 is deposited atop the adhesion layer. If a conductive adhesion layer is used, such as IrO 2 the bottom electrode is deposited directly onto the adhesion layer. Alternatively, if a non-conductive adhesion layer is used, the part of the adhesion layer that is over the barrier layer is removed, and then the bottom electrode 35 is then deposited. Thereafter, the bottom electrode layer is patterned to form a three-dimensional structure (not shown). A high-k dielectric, such as BST, is then deposited and is covered with Pt top electrode layer to form the capacitor structure.
- a conductive adhesion layer such as IrO 2 the bottom electrode is deposited directly onto the adhesion layer.
- the part of the adhesion layer that is over the barrier layer is removed, and then the bottom electrode 35 is then deposited. Thereafter, the bottom electrode layer is patterned to form a three-dimensional structure (not shown).
- FIG. 4 An alternative three-dimensional structure is shown in FIG. 4.
- a SiO 2 layer 41 is deposited on a device substrate (not shown). Vias are then opened in the SiO 2 layer, and a polycrystalline Si layer 42 is formed in the vias and atop the SiO 2 .
- the polycrystalline Si is then planarized using a CMP process and recessed back, thereby leaving poly plugs in the vias.
- a barrier layer 43 is deposited and subjected to a CMP process.
- a SiO 2 layer 44 is deposited and then patterned to form a three-dimensional structure, and an adhesion layer 45 is deposited thereon.
- a bottom (Pt) electrode 46 is deposited directly on the adhesion layer when the adhesion layer is conductive, such as when IrO 2 is used. Alternatively, the adhesion layer is removed in the regions above the barrier layer 43 and the bottom electrode is thereafter deposited. The top planar part of the bottom electrode 46 is then removed (not shown), and a high-k dielectric, such as BST, is deposited and covered with a Pt layer to form capacitors.
- a high-k dielectric such as BST
Abstract
Description
- This application is a divisional of U.S. application Ser. No. 10/408,339, filed Apr. 7, 2003, the disclosure of which is incorporated herein.
- The present invention relates to integrated circuit (IC) memory devices and, more particularly, to the inclusion of one or more thin layers, such as Si, Al, Ir02, or Al plus TiN, as an adhesion layer between a noble metal layer, such as Pt, and a silicon dioxide (Si02)layer to form the electrode for high-k dielectric Dynamic Random Access Memory (DRAM) and Ferroelectric Random Access Memory (FRAM) applications.
- Capacitors with high dielectric constant (high-k) materials as the dielectric are increasingly used in high density devices. The high-k dielectrics used in DRAM devices are generally formed at a high temperature oxidation ambient, as are ferroelectric materials used in FRAM devices. To avoid oxidation of the electrodes at these high temperatures, noble metal electrodes are used with the dielectric. Platinum (Pt) electrodes are typically used for the high-k dielectric capacitors in DRAM devices and for FRAM devices because of its excellent oxidation resistance and high work function. However, Pt poorly adheres to silicon dioxide and results in peeling of the Pt at various process steps, such as during the formation of the capacitor and during the following Back End of Line (BEOL) processes. To prevent peeling, an intermediate adhesion layer may be added between the Pt and SiO2 layers. Currently, the adhesion layers used include Ti, TaSiN or TiN.
- Though these materials can improve the adhesion between the Pt and SiO2 layers in the “as-deposited” state, roughening of the Pt surface or a local peeling has been observed after the subsequent annealing step which is typically at a temperature of 500 to 580° C. in an oxygen ambient. Further, when high-k dielectric and ferroelectric layers are deposited at temperatures below 500° C., the layers have degraded film quality with decreased capacitance, which degrades the performance of the device.
- It is therefore desirable to provide an improved adhesion layer between the noble metal electrodes and the SiO2 layers. It is also desirable to provide an adhesion layer that prevents the peeling of the noble metal electrodes of the capacitor structures.
- The present invention provides one or more adhesion layers which prevent the Pt electrode from peeling from the SiO2. Such layers include IrO2, Si, Al, or Al plus TiN as the adhesion layer.
- According to an aspect of the invention, in a semiconductor capacitor structure formed on a silicon dioxide (SiO2) substrate and having a noble metal electrode, an adhesion layer is disposed between the electrode and the SiO2 substrate. The adhesion layer is selected from a group consisting of silicon (Si), aluminum (Al), aluminum (Al) plus titanium nitride (TiN) and iridium oxide (IrO2).
- According to a further aspect of the invention, an adhesion layer is selected from a group consisting of Si, Al, Al plus TiN, and IrO2 and is disposed between a noble metal layer and a silicon dioxide layer.
- According to another aspect of the invention, a high dielectric constant (high-k) capacitor structure is fabricated. An adhesion layer is deposited on a SiO2 substrate. The adhesion layer is selected from a group consisting of Si, Al, Al plus TiN, and IrO2. A noble metal bottom electrode is deposited on the adhesion layer.
- In accordance with this aspect of the invention, a high-k dielectric material is deposited on the bottom electrode. A top electrode is deposited on the high-k dielectric layer, and the top electrode and the high-k dielectric are patterned. An insulation layer is deposited thereon, and vias are opened in the insulation layer. A metal pad layer is deposited in the vias and atop the insulation layer, and the metal pad layer is patterned.
- According to a still further aspect of the invention, a 3-dimensional capacitor structure is fabricated. A silicon dioxide layer is deposited on a substrate, and vias are opened in the silicon dioxide layer. Polycrystalline silicon is deposited into the vias, and the polycrystalline silicon is planarized and recessed back to form poly plugs in the vias. A barrier layer is deposited in the vias, and the barrier layer is planarized. An adhesion layer is deposited atop the barrier layer and the SiO2 layer. The adhesion layer is selected from a group consisting of Si, Al, Al plus TiN, and IrO2. A noble metal bottom electrode is deposited on the adhesion layer.
- The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of the invention with reference to the drawings in which:
- FIG. 1 is a graph illustrating x-ray diffraction analysis data and showing the stability of IrO2 at temperatures of up to 750° C.
- FIG. 2 is a cross-sectional view showing a planar capacitor structure of a device according to an embodiment of the invention.
- FIG. 3 is a cross-sectional view showing a first three-dimensional capacitor structure of a device according to another embodiment of the invention.
- FIG. 4 is a cross-sectional view showing a second three-dimensional capacitor structure of a device according to a further embodiment of the invention.
- The invention is directed to the use of one or more layers, such as IrO2, Si and Al plus TiN, that improve adhesion between an electrode layer and a SiO2 layer.
- IrO2, as an example, has a good adhesion to silicon oxide as can be predicted by its oxygen bonding nature. IrO2 remains stable up to 750° C. when exposed to an oxygen ambient, as shown in FIG. 1. Further, polycrystalline IrO2 is conductive and can serve as a part of the electrode.
- Alternatively, thin Si or Al layers can form a uniform thin silicon oxide or aluminum oxide layer underneath a Pt electrode to improve the adhesion of Pt on SiO2 layer without decreasing dielectric film quality on the Pt.
TABLE 1 Adhesion Test Results Adhesion Layer and Thickness Pt Thickness Adhesion (Mpam1/2) None 1000 Å Failed TiN, CVD, 50 Å 1000 Å <0.16 TaSiN, 250 Å 2500 Å 0.24 Ti, PVD, 50 Å 1000 Å 0.26 Al, 100 Å 1000 Å 0.23 Al, 100 Å, +Ti, 200 Å 1000 Å 0.32 Poly Si, 50 Å 1000 Å 0.30 - Table 1 shows the adhesion properties of various materials after exposure in an oxygen ambient at 640° C. for five minutes. Samples with a known chemical vapor deposited (CVD) TiN adhesion layer could not be tested since its adhesion was less than 0.16. Samples with known Ti or TaSiN adhesion layers had improved adhesion over the CVD physical vapor deposition (PVD) but were not suitable because of dielectric layer degradation on a Pt/Ti or TaSiN/SiO2 structure. Better or at least comparable adhesion was obtained for samples with a polycrystalline Si, Al, or Al plus Ti adhesion layers of the invention.
- To test the adhesion, a planar capacitor structure, such as is shown in FIG. 2, was prepared by first depositing an
adhesion layer 21 on a SiO2 layer atop a substrate (not shown). The adhesion layer is preferably Si, Al, Al plus Ti or IrO2. APt bottom electrode 23 is then deposited atop theadhesion layer 21. A high-k dielectric 24 is then deposited atop the adhesion layer, and a top electrode 25 (Pt) is deposited thereon. The high-k dielectric may be a (Ba,Sr)TiO3 (BST) material. Thetop electrode 25 and the high-k dielectric 24 are then patterned and an insulation (SiO2)layer 26 is thereafter deposited atop this structure. Vias are then opened in the SiO2, and a Al or W ametal pad layer 27 is deposited in and on top of the vias and is then patterned. - Electrical testing results using the planar capacitor structure shown in FIG. 2 show essentially no change in the capacitance of the dielectric layer when using a poly Si adhesion layer, as Table 2 shows.
TABLE 2 Electrical Test Results Adhesion Layer Capacitance (pF) None 350-400 Poly Si, 50 Å 350-400 - The adhesion layers of the invention may be used in any integration scheme where adhesion of the electrode to the SiO2 layer is of importance. Without limiting the scope of the invention, two examples using three-dimensional capacitor structures on devices for a DRAM application are now described.
- Referring to FIG. 3, a SiO2 layer 31 is formed on a device substrate (not shown). Vias are opened in the SiO2 layer 31, and a
polycrystalline Si layer 32 is deposited on top of the SiO2 and into the vias. The polycrystalline Si is planarized to remove any material atop the SiO2 layer, using a chemical mechanical polish (CMP) process, and the polysilicon is then recessed back, leaving poly plugs in the vias between the surface of the SiO2 layer. Next, abarrier layer 33 is deposited atop the SiO2 layer and the poly plugs, and the barrier layer is likewise subjected to a CMP process. Anadhesion layer 34 is then deposited, and aPt bottom electrode 35 is deposited atop the adhesion layer. If a conductive adhesion layer is used, such as IrO2 the bottom electrode is deposited directly onto the adhesion layer. Alternatively, if a non-conductive adhesion layer is used, the part of the adhesion layer that is over the barrier layer is removed, and then thebottom electrode 35 is then deposited. Thereafter, the bottom electrode layer is patterned to form a three-dimensional structure (not shown). A high-k dielectric, such as BST, is then deposited and is covered with Pt top electrode layer to form the capacitor structure. - An alternative three-dimensional structure is shown in FIG. 4. First, a SiO2 layer 41 is deposited on a device substrate (not shown). Vias are then opened in the SiO2 layer, and a
polycrystalline Si layer 42 is formed in the vias and atop the SiO2. The polycrystalline Si is then planarized using a CMP process and recessed back, thereby leaving poly plugs in the vias. Next, abarrier layer 43 is deposited and subjected to a CMP process. A SiO2 layer 44 is deposited and then patterned to form a three-dimensional structure, and anadhesion layer 45 is deposited thereon. A bottom (Pt)electrode 46 is deposited directly on the adhesion layer when the adhesion layer is conductive, such as when IrO2 is used. Alternatively, the adhesion layer is removed in the regions above thebarrier layer 43 and the bottom electrode is thereafter deposited. The top planar part of thebottom electrode 46 is then removed (not shown), and a high-k dielectric, such as BST, is deposited and covered with a Pt layer to form capacitors. - While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/803,363 US20040197984A1 (en) | 2003-04-07 | 2004-03-17 | Adhesion layer for Pt on SiO2 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/408,339 US7270884B2 (en) | 2003-04-07 | 2003-04-07 | Adhesion layer for Pt on SiO2 |
US10/803,363 US20040197984A1 (en) | 2003-04-07 | 2004-03-17 | Adhesion layer for Pt on SiO2 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/408,339 Division US7270884B2 (en) | 2003-04-07 | 2003-04-07 | Adhesion layer for Pt on SiO2 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040197984A1 true US20040197984A1 (en) | 2004-10-07 |
Family
ID=33097741
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/408,339 Expired - Lifetime US7270884B2 (en) | 2003-04-07 | 2003-04-07 | Adhesion layer for Pt on SiO2 |
US10/803,363 Abandoned US20040197984A1 (en) | 2003-04-07 | 2004-03-17 | Adhesion layer for Pt on SiO2 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/408,339 Expired - Lifetime US7270884B2 (en) | 2003-04-07 | 2003-04-07 | Adhesion layer for Pt on SiO2 |
Country Status (2)
Country | Link |
---|---|
US (2) | US7270884B2 (en) |
DE (1) | DE102004016963A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060265598A1 (en) * | 2005-03-31 | 2006-11-23 | David Plaquin | Access to a computing environment by computing devices |
US20080204944A1 (en) * | 2003-12-02 | 2008-08-28 | Kabushiki Kaisha Toshiba | Magnetic memory |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100672766B1 (en) * | 2005-12-27 | 2007-01-22 | 주식회사 하이닉스반도체 | Method for fabricating capacitor in semiconductor device |
US10266398B1 (en) * | 2007-07-25 | 2019-04-23 | Hrl Laboratories, Llc | ALD metal coatings for high Q MEMS structures |
US8569889B1 (en) | 2011-02-09 | 2013-10-29 | Nlight Photonics Corporation | Nano thick Pt metallization layer |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5960252A (en) * | 1996-05-14 | 1999-09-28 | Nec Corporation | Method for manufacturing a semiconductor memory device having a ferroelectric capacitor |
US6146906A (en) * | 1998-09-16 | 2000-11-14 | Nec Corporation | DC magnetron sputtering method for manufacturing electrode of ferroelectric capacitor |
US6271083B1 (en) * | 1999-08-27 | 2001-08-07 | Worldwide Semiconductor Manufacturing Corp. | Method of forming a dram crown capacitor |
US6365420B2 (en) * | 2000-02-16 | 2002-04-02 | Fujitsu Limited | Method of forming dielectric film with good crystallinity and low leak |
US6376325B1 (en) * | 1999-09-21 | 2002-04-23 | Samsung Electronics Co., Ltd. | Method for fabricating a ferroelectric device |
US6501113B2 (en) * | 2000-12-20 | 2002-12-31 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with capacitor using high dielectric constant film or ferroelectric film |
US6566220B2 (en) * | 1999-06-10 | 2003-05-20 | Infineon Technologies Ag | Method for fabricating a semiconductor memory component |
US6601113B1 (en) * | 1995-12-08 | 2003-07-29 | Telefonaktiebolaget Lm Ericsson (Publ) | System platform for a communication system |
US6645807B2 (en) * | 2001-09-06 | 2003-11-11 | Matsushita Electric Industrial Co., Ltd. | Method for manufacturing semiconductor device |
US6645632B2 (en) * | 2000-03-15 | 2003-11-11 | Shin-Etsu Chemical Co., Ltd. | Film-type adhesive for electronic components, and electronic components bonded therewith |
US6800937B2 (en) * | 2000-08-30 | 2004-10-05 | Micron Technology, Inc. | RuSixOy-containing adhesion layers and process for fabricating the same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11307736A (en) * | 1998-04-22 | 1999-11-05 | Sharp Corp | Manufacture of semiconductor memory element |
JP2001036092A (en) | 1999-07-23 | 2001-02-09 | Mitsubishi Electric Corp | Semiconductor device |
DE19950540B4 (en) * | 1999-10-20 | 2005-07-21 | Infineon Technologies Ag | Process for the preparation of a capacitor electrode with barrier structure |
KR100362198B1 (en) * | 1999-12-28 | 2002-11-23 | 주식회사 하이닉스반도체 | A method of forming ferroelectric capacitor in semiconductor device |
-
2003
- 2003-04-07 US US10/408,339 patent/US7270884B2/en not_active Expired - Lifetime
-
2004
- 2004-03-17 US US10/803,363 patent/US20040197984A1/en not_active Abandoned
- 2004-04-06 DE DE102004016963A patent/DE102004016963A1/en not_active Ceased
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6601113B1 (en) * | 1995-12-08 | 2003-07-29 | Telefonaktiebolaget Lm Ericsson (Publ) | System platform for a communication system |
US5960252A (en) * | 1996-05-14 | 1999-09-28 | Nec Corporation | Method for manufacturing a semiconductor memory device having a ferroelectric capacitor |
US6146906A (en) * | 1998-09-16 | 2000-11-14 | Nec Corporation | DC magnetron sputtering method for manufacturing electrode of ferroelectric capacitor |
US6566220B2 (en) * | 1999-06-10 | 2003-05-20 | Infineon Technologies Ag | Method for fabricating a semiconductor memory component |
US6271083B1 (en) * | 1999-08-27 | 2001-08-07 | Worldwide Semiconductor Manufacturing Corp. | Method of forming a dram crown capacitor |
US6376325B1 (en) * | 1999-09-21 | 2002-04-23 | Samsung Electronics Co., Ltd. | Method for fabricating a ferroelectric device |
US6365420B2 (en) * | 2000-02-16 | 2002-04-02 | Fujitsu Limited | Method of forming dielectric film with good crystallinity and low leak |
US6645632B2 (en) * | 2000-03-15 | 2003-11-11 | Shin-Etsu Chemical Co., Ltd. | Film-type adhesive for electronic components, and electronic components bonded therewith |
US6800937B2 (en) * | 2000-08-30 | 2004-10-05 | Micron Technology, Inc. | RuSixOy-containing adhesion layers and process for fabricating the same |
US6501113B2 (en) * | 2000-12-20 | 2002-12-31 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with capacitor using high dielectric constant film or ferroelectric film |
US6645807B2 (en) * | 2001-09-06 | 2003-11-11 | Matsushita Electric Industrial Co., Ltd. | Method for manufacturing semiconductor device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080204944A1 (en) * | 2003-12-02 | 2008-08-28 | Kabushiki Kaisha Toshiba | Magnetic memory |
US20060265598A1 (en) * | 2005-03-31 | 2006-11-23 | David Plaquin | Access to a computing environment by computing devices |
Also Published As
Publication number | Publication date |
---|---|
US20040197576A1 (en) | 2004-10-07 |
DE102004016963A1 (en) | 2004-11-18 |
US7270884B2 (en) | 2007-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7023043B2 (en) | Top electrode in a strongly oxidizing environment | |
US5656852A (en) | High-dielectric-constant material electrodes comprising sidewall spacers | |
US5670808A (en) | Metal oxide capacitor with a WNX electrode | |
US7253076B1 (en) | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers | |
US5554564A (en) | Pre-oxidizing high-dielectric-constant material electrodes | |
KR100297210B1 (en) | High Temperature Electrode-Barriers for Ferroelectric Capacitors and Other Capacitor Structures | |
US7413949B2 (en) | Capacitor and method for fabricating the same | |
EP0814514A2 (en) | A semiconductor memory device including a capacitor | |
US20050074980A1 (en) | Method for forming a ruthenium metal layer | |
US5742472A (en) | Stacked capacitors for integrated circuit devices and related methods | |
US6888189B2 (en) | Dielectric element including oxide-based dielectric film and method of fabricating the same | |
US5861332A (en) | Method for fabricating capacitors of semiconductor devices | |
US7335550B2 (en) | Methods for forming semiconductor devices including thermal processing | |
US20040089891A1 (en) | Semiconductor device including electrode or the like having opening closed and method of manufacturing the same | |
US7270884B2 (en) | Adhesion layer for Pt on SiO2 | |
US6303952B1 (en) | Contact structure with an oxide silicidation barrier | |
US6849517B2 (en) | Methods of forming capacitors including reducing exposed electrodes in semiconductor devices | |
JPH1154703A (en) | Manufacture of high dielectric capacitor | |
JP3683675B2 (en) | Semiconductor device having a capacitor | |
KR100431744B1 (en) | Method of fabricating capacitor in semiconductor device | |
JP3303788B2 (en) | Method for manufacturing electrode structure of semiconductor integrated circuit | |
KR20040082511A (en) | Semiconductor memory device and method for manufacturing the same | |
JP4583544B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH09129849A (en) | Capacitor of semiconductor element and its preparation | |
JPH08236719A (en) | Platinum thin film and semiconductor device, and method of their fabrication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |