US20040195694A1 - BEOL decoupling capacitor - Google Patents

BEOL decoupling capacitor Download PDF

Info

Publication number
US20040195694A1
US20040195694A1 US10/830,798 US83079804A US2004195694A1 US 20040195694 A1 US20040195694 A1 US 20040195694A1 US 83079804 A US83079804 A US 83079804A US 2004195694 A1 US2004195694 A1 US 2004195694A1
Authority
US
United States
Prior art keywords
capacitor
present
thin film
amorphous
dielectric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/830,798
Inventor
Peter Duncombe
Daniel Edelstein
Robert Laibowitz
Deborah Neumayer
Tak Ning
Robert Rosenberg
Thomas Shaw
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US10/830,798 priority Critical patent/US20040195694A1/en
Publication of US20040195694A1 publication Critical patent/US20040195694A1/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/55Capacitors with a dielectric comprising a perovskite structure material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02197Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31691Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222Capacitive arrangements or effects of, or between wiring layers
    • H01L23/5223Capacitor integral with wiring layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/642Capacitive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to high-capacitance microelectronic capacitors, and more particular to an amorphous high dielectric constant thin film material which can be employed as a dielectric in capacitors formed using back-end-of-the-line (BEOL) or damascene technology.
  • BEOL back-end-of-the-line
  • the present invention also provides novel integrated circuit (IC) damascene semiconductor devices which comprise a damascene structure and the capacitor of the present invention.
  • High-capacity IC capacitors on the order of 1 nF/mm 2 or above, connected across the power supply and ground buses of modern microprocessor chips are needed to reduce the power and ground noise to an acceptable level.
  • the high-capacity capacitors should be placed very close to the switching circuits, and be connected to the power and ground buses by a low-resistance conductor.
  • one preferred approach is to build the high-capacity capacitors into the BEOL process.
  • the dielectric thin film material for such BEOL decoupling capacitors must satisfy both of the following requirements: (1) a high dielectric constant as compared to conventional dielectrics such as SiO 2 and Si 3 N 4 (for example, a 100 nm thick film with a dielectric constant of 20 would give a capacitance of 1.8 nF/mm 2 ); and (2) a formation temperature which is compatible with the BEOL metallurgy and processing.
  • the deposition temperature of the dielectric material used in forming the BEOL decoupling capacitor must be about 450° C. or lower. Such a low deposition temperature is required in order to avoid unwanted instability of the BEOL metallurgy used for the power and ground connections.
  • a variety of dielectric materials having high dielectric constants are known in the art, the prior art dielectrics cannot be employed in BEOL processing due to their required high deposition temperatures.
  • An example of such a high dielectric constant material is the crystalline form of certain perovskite-type oxides.
  • crystalline perovskite-type oxides are typically deposited at temperatures of about 500° C. or higher, or require a post anneal step using temperatures higher than 500° C.
  • the crystalline perovskite-type oxides such as barium strontium titanate (BSTO) cannot be employed in BEOL applications.
  • BSTO barium strontium titanate
  • One object of the present invention is to provide a thin film dielectric material which can be employed in forming capacitors using the BEOL wiring levels as the capacitor electrodes.
  • Another object of the present invention is to provide a thin film dielectric material which has a dielectric constant higher than conventional dielectric materials such as SiO 2 ( ⁇ 4.0), Si 3 N 4 ( ⁇ 7.0) and Al 2 O 3 ( ⁇ 9.0) and which can also be formed at temperatures that are compatible with the BEOL metallurgy.
  • a further object of the present invention is to provide a high-capacity BEOL decoupling capacitor which has a capacity on the order of 2 nF/mm 2 or above.
  • a still further object of the present invention is to provide a thin film dielectric material which exhibits good conformality to the electrode structure and geometry to which it is applied as well as a low leakage current that is on the order of 1 ⁇ /cm 2 or less.
  • a yet further object of the present invention is to provide high capacitance capacitors to damascene structures which exhibit low leakage current.
  • the present invention relates to high-capacitance capacitors formed using thin film materials which are in the amorphous phase as the dielectric material in capacitors formed using the BEOL wiring levels a the capacitor electrodes in the integrated-circuit chip. These wiring levels include the power and ground levels. As such, the capacitors can be placed in close proximity to the switching circuits and provide effective filtering and noise reduction.
  • the novel capacitors of this invention use a low temperature deposition and annealing process to stay at or below this temperature. This ensure formation of a dielectric material which is in the amorphous phase.
  • BSTO barium strontium titanate
  • Other perovskite-type oxides such as lead lanthanum titanate (PLTO), barium zirconium titanate (BZTO) and tantalum titanate (TTO) can have even greater dielectric constants in their amorphous phase.
  • Capacitors formed utilizing these particular types of amorphous dielectrics also exhibit low leakage and good conformality.
  • the capacitors of the present invention are used in fabricating novel IC damascene semiconductor devices.
  • the capacitor can be can be fabricated on the outermost wiring level of the damascene structure, on wiring levels beneath the outermost wiring level, or in a trench which is formed in the interlevel dielectric of the damascene structure.
  • FIG. 1 is a cross sectional view of a metal/insulator/metal, i.e. decoupling, capacitor 10 of the present invention, wherein amorphous dielectric film 12 is sandwiched between conducting electrodes 14 and 16 .
  • FIG. 2 is a cross-sectional view of the decoupling capacitor of FIG. 1 placed in proximity to integrated circuit chip 30 .
  • FIGS. 3 ( a )-( b ) are cross-sectional views illustrating the various processing steps used in forming a BEOL capacitor of the present invention; lithography and dry etching are used first to produce the finger-like structure shown in 3 ( a ), and a metal fill process is used to fill the spaces between each finger-like protrusion to produce the horizontal BEOL capacitor shown in FIG. 3( b ).
  • FIGS. 4 ( a )-( b ) are cross-sectional views illustrating the various processing steps used in forming a BEOL capacitor of the present invention; patterning is first used to provide the metal fingers shown in 4 ( a ); and then the method of the present invention is used to fill the spaces between the patterned metal regions to produce the structure shown in FIG. 4( b ).
  • FIGS. 5 ( a )-( b ) are ( a ) top and ( b ) side views of an IC damascene semiconductor device wherein the capacitor is formed on the outermost, i.e. last, wiring level.
  • FIGS. 6 ( a )-( b ) are ( a ) top and ( b ) side views of an IC damascene semiconductor device wherein the capacitor is formed on the wiring level underlying the outermost wiring level.
  • FIGS. 7 ( a )-( b ) are ( a ) top and ( b ) side views of an IC damascene semiconductor device wherein the capacitor is formed in a trench formed in the last interlevel dielectric layer.
  • decoupling capacitor 10 of FIG. 1 comprises an amorphous dielectric thin film 12 that is sandwiched between electrodes 14 and 16 .
  • the electrodes shown in FIG. 1 comprise the power (V dd ) and ground wiring (G nd ) levels, respectively, fabricated near the end of the integrated circuit fabrication process, i.e. BEOL.
  • the electrodes are composed of conventional conductive materials including, but not limited to: TaN, Pt, Ir, ruthenium:oxide, Al, Au, Cu, Ta, TaSiN and mixtures or multilayers thereof. Other conventional conductive materials can also be employed in the present invention.
  • the electrodes are fabricated in accordance with BEOL processing which is well known to those skilled in the art including deposition and patterning.
  • the amorphous high dielectric constant thin film 12 of the present invention is composed of a perovskite-type oxide.
  • the term “perovskite-type oxide” is used herein to denote a material which includes at least one acidic oxide containing at least one metal selected from Group IVB (Ti, Zr or Hf), VB (V, Nb or Ta), VIB (Cr, Mo or W), VIIB (Mn or Re) or IB (Cu, Ag or Au) of the Periodic Table of Elements (CAS version) and at least one additional cation having a positive formal charge of from about 1 to about 3.
  • Such perovskite-type oxides typically have the basic formula: ABO 3 wherein A is one of the above mentioned cations, and B is one of the above mentioned metals.
  • Suitable perovskite-type oxides include, but are not limited to: titanate-based dielectrics, manganese-based materials, cuprate-based materials, tungsten bronze-type niobates, tantalates, or titanates, and bismuth layered-tantalates, niobates or titanates.
  • barium strontium titanate BSTO
  • barium titanate BTO
  • lead zirconium titanate PZTO
  • barium zirconium titanate BZTO
  • tantalum titanate TTO
  • lead lanthanum titanate PLTO
  • a highly preferred perovskite-type oxide is BSTO or BZTO.
  • the perovskite-type oxide employed in the present invention must be in the amorphous (or low temperature) phase since the crystalline phase of such materials is produced at temperatures which are not compatible with the BEOL processing.
  • amorphous phase is used herein to denote that the crystal structure of the perovskite-type oxide lacks order. This is different from the crystalline phase of the material wherein a highly ordered crystal structure is observed.
  • the amorphous thin film dielectric material of the present invention is formed by a suitable deposition process which is capable of operating at temperatures well below the crystallization temperature of the perovskite-type oxide and thereafter, the deposited material is annealed.
  • the temperature of deposition of the amorphous thin film dielectric material is kept below 400° C. and thus the process and the material is compatible with BEOL temperature requirements. In some applications higher BEOL temperatures may be allowed, up to 450° C. or even 500° C.
  • the amorphous thin film dielectric materials of the present invention retain their properties to well above 500° C., i.e., their amorphous to crystalline transformation occurs well above 500° C.
  • Suitable deposition processes that can he employed in the present invention in forming the amorphous thin film dielectric material include, but are not limited to: chemical vapor deposition (CVD), physical vapor deposition (PVD), plasma-assisted CVD, low pressure CVD, high density plasma CVD, ionized-PVD as well as chemical solution deposition (CSD).
  • CVD chemical vapor deposition
  • PVD physical vapor deposition
  • plasma-assisted CVD low pressure CVD
  • high density plasma CVD high density plasma CVD
  • ionized-PVD ionized-PVD
  • a sol gel technique can also be employed in the present invention to form the amorphous thin film dielectric material of the present invention.
  • the annealing step used in forming the amorphous thin film dielectric material of the present invention is conducted at a temperature of from about 150° to about 450° C. for a time period of from about 0.1 to about 4 hrs. More preferably, annealing is carried out at a temperature of from about 300° to about 400° C. for a time period of from about 0.5 to about 4 hrs. Oxidizing gases such as oxygen, N 2 O, ozone or mixtures such as air may be employed in the annealing step.
  • the exact conditions employed in forming the amorphous thin film dielectric material of the present invention may vary depending on the specific technique employed. The only critical limitation is that the deposition and annealing temperatures be below the crystalline temperature of the perovskite-type oxide.
  • the term “thin film” is used herein to denote that the deposition process provides a highly conformal layer of the amorphous phase of the perovskite-type oxide.
  • the thickness of the amorphous thin dielectric material ranges from about 25 to about 500 nm. More preferably, the thickness of the amorphous thin film dielectric material of the present invention is in the range of from about 50 to about 200 nm.
  • the dielectric constant, ⁇ , of the amorphous thin film dielectric material of the present invention is about 10 or greater. More preferably, the amorphous thin film dielectric material of the present invention has a dielectric constant of from about 14 to about 50.
  • the dielectric constants of the amorphous thin film dielectric material of the present invention are lower than the corresponding crystalline phase of the material, the amorphous dielectric materials of the present invention have dielectric constants which are significantly higher than the typical nitrides and oxides of silicon that are used in most integrated circuits.
  • the amorphous thin-film dielectric material of the present invention can be fabricated at temperature below 450° C.; therefore, the amorphous thin film material is compatible with BEOL temperature requirements, especially when Al and Cu based metallurgies are employed.
  • the capacitor of FIG. 1 can be used in conjunction with an integrated circuit chip 30 , as shown in FIG. 2, by fabricating capacitor 10 over the wiring levels of the chip.
  • the integrated circuit chip shown in FIG. 2 comprises a semiconductor substrate 32 , multiple wiring (or interconnect) levels 34 , and various levels composed of a low dielectric constant material or insulator 36 such as oxides like SiO 2 or nitrides like Si 3 N 4 .
  • a low dielectric constant material or insulator 36 such as oxides like SiO 2 or nitrides like Si 3 N 4 .
  • Other conventional inorganic insulators or organic insulators having a dielectric constant below 10 can also be employed in the present invention.
  • capacitor 10 of FIG. 1 represented by layers 16 , 14 and 12 is shown above integrated circuit chip 30 .
  • capacitor 10 can be fabricated on top of the upper wiring level 34 ′ or on any other wiring levels that may be formed between upper wiring level 34 ′ and electrode 14 of the capacitor.
  • the other wiring levels are not shown in FIG. 2, but if present, they would exist between upper wiring level 34 ′ and electrode 14 of the capacitor.
  • the capacitor of FIG. 1 is fabricated in close proximity with the active device areas of chip 30 ; therefore providing excellent filtering and noise reduction to the integrated circuit chip. Moreover, the power-to-ground voltage can be maintained at a relatively constant level as the circuit switch, i.e. the power and ground, is decoupled from the switching of the circuit. Since temperatures below about 450° C. are used in fabricating the capacitor, the integrity of the wiring levels 34 is not compromised.
  • the active device areas mentioned above are formed in chip surface 38 . For clarity, the active device areas are not shown in the drawings. It should be noted that the processing step used in forming the integrated circuit chip of FIG. 2 are conventional and well known to those skilled in the art. Thus, a detailed description of the same is not needed herein.
  • FIG. 2 The capacitor, wiring levels, and chip configurations as shown in FIG. 2 can be fabricated in an actual circuit layout in several preferred embodiments, some examples are shown in FIGS. 3-4, respectively. It should be noted that in FIG. 2, the capacitor is arranged vertically, i.e. conductors are formed above and below the amorphous high dielectric constant thin film of the present invention, whereas in FIGS. 3-4 that follow, the capacitor is formed horizontally, i.e. the amorphous layer is positioned adjacent to a conductive region defining the electrode.
  • FIGS. 3 ( a )-( b ) there are shown various processing steps that can be used in forming a horizontal decoupling capacitor wherein a structure containing finger-like regions, i.e. patterned amorphous thin film dielectric regions 12 , are first formed and then the spaces between the finger-like protrusions are filled with a metal 52 .
  • Finger-like regions are implemented in the present invention since the same increase the total capacitance of the overall structure, particularly the fringe electric field of the structure is increased.
  • an amorphous thin film dielectric material 12 of the present invention is formed on a low dielectric constant material or insulating material 50 using the process described hereinabove.
  • the low dielectric constant material or insulating layer 50 are part of an integrated circuit chip which contains semiconductor substrate 32 , low dielectric constant or insulating layers 36 and multiple wiring levels 34 .
  • Insulating layer 50 includes the same low dielectric constant materials mentioned above in regard to insulating layers 36 .
  • the amorphous thin film is then patterned using standard lithography and dry etching such as reactive ion etching (RIE) to provide discrete patterned regions of the amorphous thin film dielectric material on the insulating material.
  • RIE reactive ion etching
  • the horizontal decoupling capacitor is then completed by filling in the spaces between amorphous thin film dielectric material 12 with a metal, i.e. conducting material, 52 used for the power and ground levels, see FIG. 3( b ). It is noted that the conductive material used in forming metal regions 52 is the same as that previously mentioned for electrodes 14 and 16 . In these figures, the amorphous dielectric material is in the plane of the power and ground wiring levels providing high capacitance between power and ground. Additional wiring levels are shown separated by appropriate insulators.
  • FIGS. 4 ( a )-( b ) show an alternative embodiment of the present invention wherein a structure having patterned metal regions is first formed and then the spaces between the metal regions are filled with the amorphous thin film dielectric material of the present invention.
  • the metal 52 for the power and ground leads is first deposited and then patterned using conventional techniques well known to those skilled in the art; and thereafter the spaces are filled with the amorphous thin film dielectric material of the present invention.
  • any excess metal or dielectric can be removed or planarized by polishing or other techniques.
  • the steps for forming the capacitors of FIGS. 3 ( a )-( b ) and 4 ( a )-( b ) may then be repeated to form a second set of capacitors above the first set. Both sets of capacitors are close to the device levels for efficient decoupling purposes.
  • FIGS. 5 ( a )-( b ) there are shown top and side views, respectively, of a damascene semiconductor device which includes a capacitor formed on the outermost wiring level of the damascene structure.
  • FIG. 5( a ) a top view is illustrated.
  • the structure shown in FIG. 5( a ) comprises G nd regions 100 , V dd region 102 , an upper electrode 104 , a fuse 106 , a power strap/decoupling capacitor 108 and a lower electrode 110 .
  • a metal fuse is employed in the present invention to separately connect segments of the upper electrode of the decoupling capacitor to its voltage supply.
  • a side view of the structure of FIG. 5( a ) is shown in FIG.
  • the structure shown in FIG. 5( b ) comprises a damascene structure 112 which various dielectric interlevels 114 , wiring levels 116 and vias 118 which are used to interconnect the various wiring levels. Cap layers 120 are formed on top of the various wiring levels.
  • the structure also includes a patterned capacitor stack region which includes a lower electrode 122 , an amorphous high dielectric constant thin film layer 124 which is formed using the method of the present invention and an upper electrode 126 .
  • FIGS. 5 ( a ) and ( b ) The structure shown in FIGS. 5 ( a ) and ( b ) is fabricated using the following processing steps: First, the damascene structure is fabricated using conventional damascene processing steps well known to those skilled in the art which are capable of providing a structure containing multiple insulator layers and wiring levels, wherein vias are used to interconnect the various wiring levels.
  • a layer of conductive material 122 is formed on the surface of the last metal wiring level (LM). This layer can be referred to as lower electrode 122 of the capacitor.
  • the conductive materials and the methods of depositing the same are the same as those mentioned previously hereinabove.
  • a preferred conducting material for layer 122 is TaN.
  • a layer of amorphous high dielectric constant material 114 is formed on the surface of the conducting material using the materials and conditions mentioned above.
  • Another layer of conductive material 126 which may be the same or different from the conductive material used in forming the lower electrode, is then formed over the layer of amorphous high dielectric constant thin film material.
  • a highly preferred conductive material used in forming the upper electrode 126 of the capacitor is a mixture of Ta and TaN.
  • cap layer 120 is then formed on the surface of the patterned capacitor region.
  • Sidewall spacers may optionally be formed on each side of the patterned capacitor region.
  • FIGS. 6 ( a )-( b ) illustrate another embodiment of the present invention wherein the capacitor is formed in the wiring level (MQ) which is beneath the outermost wiring level (LM).
  • FIG. 6( a ) is a top view of the structure and 5 ( b ) is the side view of the structure.
  • the structure comprises V dd region 102 , G nd regions 100 which are formed in the upper most wiring level (LM) 116 of the damascene structure.
  • the structure also includes a connection 126 from V dd region 102 to lower electrode 120 , a lower MQ/electrode plate 128 and a power strap/decapacitor 108 .
  • the side view of the structure includes the same elements as those mentioned and labeled in FIG. 5( b ).
  • the structure is formed using the following processing sequence: First, a damascene structure containing various dielectric interlevels 114 , wiring levels 116 and vias 118 is fabricated. Next, the various layers forming the capacitor are formed and then the a patterned stacked capacitor is provided using the above described techniques.
  • a cap layer 120 is then formed over the stacked capacitor and exposed regions of the damascene structure.
  • a via 118 is then formed through the various layers including cap layer 120 and patterned stacked capacitor to provide an interconnection with the underlying wiring level.
  • the via is filled with a conducting material and planarized.
  • a dielectric material is formed over the entire structure and it is patterned and etched to provide a wiring region which is thereafter filled with an appropriate conductive metal.
  • a outer cap layer 120 is then formed over the entire structure providing the structure shown in FIG. 6( b ).
  • sidewall spacers may be formed on each side of the patterned decoupling capacitor.
  • FIGS. 7 ( a )-( b ) show an additional embodiment of the present invention wherein the patterned stack capacitor is formed in a damascene trench formed in the dielectric interlevel.
  • the structure comprises a damascene structure having various dielectric interlevels 114 , wiring levels 116 and vias 118 to interconnect the same.
  • the capacitor is formed in a trench region 130 of the outermost insulator layer and a spacer 132 is employed to separate the capacitor from the underlying wiring level.
  • the structure is fabricated as follows: A damascene structure through the via/outermost wiring level is first fabricated.
  • the structure contains trench region 130 .
  • the various layers forming the capacitor are deposited and the capacitor is patterned as before.
  • a sidewall spacer 132 such as Si 3 N 4 or SiO 2 is then formed and patterned using conventional methods well known to those skilled in the art.
  • the trench is the filled with a suitable conducive metal, planarized and a cap layer is then formed over the outermost wiring level of the damascene structure providing the structure shown in FIG. 7( b ).

Abstract

An amorphous dielectric material having a dielectric constant of 10 or greater is provided herein for use in fabricating capacitors in integrated circuit applications. The amorphous dielectric material is formed using temperatures below 450° C.; therefore the BEOL metallurgy is not adversely affected. The amorphous dielectric material of the present invention exhibits. good conformality and a low leakage current. Damascene devices containing the capacitor of the present invention are also disclosed.

Description

    DESCRIPTION
  • 1. Field of the Invention [0001]
  • The present invention relates to high-capacitance microelectronic capacitors, and more particular to an amorphous high dielectric constant thin film material which can be employed as a dielectric in capacitors formed using back-end-of-the-line (BEOL) or damascene technology. The present invention also provides novel integrated circuit (IC) damascene semiconductor devices which comprise a damascene structure and the capacitor of the present invention. [0002]
  • 2. Background of the Invention [0003]
  • High-capacity IC capacitors, on the order of 1 nF/mm[0004] 2 or above, connected across the power supply and ground buses of modern microprocessor chips are needed to reduce the power and ground noise to an acceptable level. The high-capacity capacitors should be placed very close to the switching circuits, and be connected to the power and ground buses by a low-resistance conductor. To accomplish this goal, one preferred approach is to build the high-capacity capacitors into the BEOL process.
  • The dielectric thin film material for such BEOL decoupling capacitors must satisfy both of the following requirements: (1) a high dielectric constant as compared to conventional dielectrics such as SiO[0005] 2 and Si3N4 (for example, a 100 nm thick film with a dielectric constant of 20 would give a capacitance of 1.8 nF/mm2); and (2) a formation temperature which is compatible with the BEOL metallurgy and processing.
  • The latter criteria implies that the deposition temperature of the dielectric material used in forming the BEOL decoupling capacitor must be about 450° C. or lower. Such a low deposition temperature is required in order to avoid unwanted instability of the BEOL metallurgy used for the power and ground connections. [0006]
  • Although a variety of dielectric materials having high dielectric constants are known in the art, the prior art dielectrics cannot be employed in BEOL processing due to their required high deposition temperatures. An example of such a high dielectric constant material is the crystalline form of certain perovskite-type oxides. Despite having dielectric constants of about 200 or above, crystalline perovskite-type oxides are typically deposited at temperatures of about 500° C. or higher, or require a post anneal step using temperatures higher than 500° C. As such, the crystalline perovskite-type oxides such as barium strontium titanate (BSTO) cannot be employed in BEOL applications. [0007]
  • In view of the drawbacks mentioned hereinabove concerning prior art dielectric materials, there is a continued need to develop a dielectric material which can be employed in fabricating BEOL decoupling capacitors which meets both of the aforementioned requirements. [0008]
  • SUMMARY OF THE INVENTION
  • One object of the present invention is to provide a thin film dielectric material which can be employed in forming capacitors using the BEOL wiring levels as the capacitor electrodes. [0009]
  • Another object of the present invention is to provide a thin film dielectric material which has a dielectric constant higher than conventional dielectric materials such as SiO[0010] 2 (ε≈4.0), Si3N4 (ε≈7.0) and Al2O3 (ε≈9.0) and which can also be formed at temperatures that are compatible with the BEOL metallurgy.
  • A further object of the present invention is to provide a high-capacity BEOL decoupling capacitor which has a capacity on the order of 2 nF/mm[0011] 2 or above.
  • A still further object of the present invention is to provide a thin film dielectric material which exhibits good conformality to the electrode structure and geometry to which it is applied as well as a low leakage current that is on the order of 1 μ/cm[0012] 2 or less.
  • A yet further object of the present invention is to provide high capacitance capacitors to damascene structures which exhibit low leakage current. [0013]
  • These and other objects and advantages are achieved in the present invention by utilizing an amorphous perovskite-type oxide as a thin film dielectric material. Specifically, the present invention relates to high-capacitance capacitors formed using thin film materials which are in the amorphous phase as the dielectric material in capacitors formed using the BEOL wiring levels a the capacitor electrodes in the integrated-circuit chip. These wiring levels include the power and ground levels. As such, the capacitors can be placed in close proximity to the switching circuits and provide effective filtering and noise reduction. [0014]
  • At the BEOL level, ambient temperatures must be kept low, less than about 450° C., thus the novel capacitors of this invention use a low temperature deposition and annealing process to stay at or below this temperature. This ensure formation of a dielectric material which is in the amorphous phase. It has been determined that the amorphous phase of barium strontium titanate (BSTO) has a dielectric constant of up to about 25 or more which value is significantly higher than that of the typical dielectrics used in circuit applications. Other perovskite-type oxides such as lead lanthanum titanate (PLTO), barium zirconium titanate (BZTO) and tantalum titanate (TTO) can have even greater dielectric constants in their amorphous phase. Capacitors formed utilizing these particular types of amorphous dielectrics also exhibit low leakage and good conformality. [0015]
  • In another aspect of the present invention, the capacitors of the present invention are used in fabricating novel IC damascene semiconductor devices. In this embodiment, the capacitor can be can be fabricated on the outermost wiring level of the damascene structure, on wiring levels beneath the outermost wiring level, or in a trench which is formed in the interlevel dielectric of the damascene structure.[0016]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross sectional view of a metal/insulator/metal, i.e. decoupling, [0017] capacitor 10 of the present invention, wherein amorphous dielectric film 12 is sandwiched between conducting electrodes 14 and 16.
  • FIG. 2 is a cross-sectional view of the decoupling capacitor of FIG. 1 placed in proximity to [0018] integrated circuit chip 30.
  • FIGS. [0019] 3(a)-(b) are cross-sectional views illustrating the various processing steps used in forming a BEOL capacitor of the present invention; lithography and dry etching are used first to produce the finger-like structure shown in 3(a), and a metal fill process is used to fill the spaces between each finger-like protrusion to produce the horizontal BEOL capacitor shown in FIG. 3(b).
  • FIGS. [0020] 4(a)-(b) are cross-sectional views illustrating the various processing steps used in forming a BEOL capacitor of the present invention; patterning is first used to provide the metal fingers shown in 4(a); and then the method of the present invention is used to fill the spaces between the patterned metal regions to produce the structure shown in FIG. 4(b).
  • FIGS. [0021] 5(a)-(b) are (a) top and (b) side views of an IC damascene semiconductor device wherein the capacitor is formed on the outermost, i.e. last, wiring level.
  • FIGS. [0022] 6(a)-(b) are (a) top and (b) side views of an IC damascene semiconductor device wherein the capacitor is formed on the wiring level underlying the outermost wiring level.
  • FIGS. [0023] 7(a)-(b) are (a) top and (b) side views of an IC damascene semiconductor device wherein the capacitor is formed in a trench formed in the last interlevel dielectric layer.
  • DETAILED DESCRIPTION OF THE INVENTION
  • The present invention which provides an amorphous thin film dielectric material having a dielectric constant of greater than 10 for use in fabricating high-capacity capacitors in BEOL processing will now be described in greater detail by referring to the drawings that accompany this application. It should be noted that in the drawings like reference numerals are used for like and corresponding elements. [0024]
  • Referring first to FIG. 1, there is shown a cross-sectional view of a metal/insulator/metal, i.e., decoupling, [0025] capacitor 10 of the present invention. Specifically, decoupling capacitor 10 of FIG. 1 comprises an amorphous dielectric thin film 12 that is sandwiched between electrodes 14 and 16. The electrodes shown in FIG. 1 comprise the power (Vdd) and ground wiring (Gnd) levels, respectively, fabricated near the end of the integrated circuit fabrication process, i.e. BEOL. The electrodes are composed of conventional conductive materials including, but not limited to: TaN, Pt, Ir, ruthenium:oxide, Al, Au, Cu, Ta, TaSiN and mixtures or multilayers thereof. Other conventional conductive materials can also be employed in the present invention. Moreover, the electrodes are fabricated in accordance with BEOL processing which is well known to those skilled in the art including deposition and patterning.
  • The amorphous high dielectric constant [0026] thin film 12 of the present invention is composed of a perovskite-type oxide. The term “perovskite-type oxide” is used herein to denote a material which includes at least one acidic oxide containing at least one metal selected from Group IVB (Ti, Zr or Hf), VB (V, Nb or Ta), VIB (Cr, Mo or W), VIIB (Mn or Re) or IB (Cu, Ag or Au) of the Periodic Table of Elements (CAS version) and at least one additional cation having a positive formal charge of from about 1 to about 3. Such perovskite-type oxides typically have the basic formula: ABO3 wherein A is one of the above mentioned cations, and B is one of the above mentioned metals.
  • Suitable perovskite-type oxides include, but are not limited to: titanate-based dielectrics, manganese-based materials, cuprate-based materials, tungsten bronze-type niobates, tantalates, or titanates, and bismuth layered-tantalates, niobates or titanates. Of these perovskite-type oxides, barium strontium titanate (BSTO), barium titanate (BTO), lead zirconium titanate (PZTO), barium zirconium titanate (BZTO), tantalum titanate (TTO), lead lanthanum titanate (PLTO), barium strontium niobate, barium strontium tantalate or strontium titanate (STO) are preferred in the present invention. A highly preferred perovskite-type oxide is BSTO or BZTO. [0027]
  • It is again emphasized that the perovskite-type oxide employed in the present invention must be in the amorphous (or low temperature) phase since the crystalline phase of such materials is produced at temperatures which are not compatible with the BEOL processing. The term “amorphous phase” is used herein to denote that the crystal structure of the perovskite-type oxide lacks order. This is different from the crystalline phase of the material wherein a highly ordered crystal structure is observed. [0028]
  • The amorphous thin film dielectric material of the present invention is formed by a suitable deposition process which is capable of operating at temperatures well below the crystallization temperature of the perovskite-type oxide and thereafter, the deposited material is annealed. [0029]
  • Typically the temperature of deposition of the amorphous thin film dielectric material is kept below 400° C. and thus the process and the material is compatible with BEOL temperature requirements. In some applications higher BEOL temperatures may be allowed, up to 450° C. or even 500° C. The amorphous thin film dielectric materials of the present invention retain their properties to well above 500° C., i.e., their amorphous to crystalline transformation occurs well above 500° C. [0030]
  • Suitable deposition processes that can he employed in the present invention in forming the amorphous thin film dielectric material include, but are not limited to: chemical vapor deposition (CVD), physical vapor deposition (PVD), plasma-assisted CVD, low pressure CVD, high density plasma CVD, ionized-PVD as well as chemical solution deposition (CSD). A sol gel technique can also be employed in the present invention to form the amorphous thin film dielectric material of the present invention. [0031]
  • The annealing step used in forming the amorphous thin film dielectric material of the present invention is conducted at a temperature of from about 150° to about 450° C. for a time period of from about 0.1 to about 4 hrs. More preferably, annealing is carried out at a temperature of from about 300° to about 400° C. for a time period of from about 0.5 to about 4 hrs. Oxidizing gases such as oxygen, N[0032] 2O, ozone or mixtures such as air may be employed in the annealing step.
  • The exact conditions employed in forming the amorphous thin film dielectric material of the present invention may vary depending on the specific technique employed. The only critical limitation is that the deposition and annealing temperatures be below the crystalline temperature of the perovskite-type oxide. The term “thin film” is used herein to denote that the deposition process provides a highly conformal layer of the amorphous phase of the perovskite-type oxide. Typically the thickness of the amorphous thin dielectric material ranges from about 25 to about 500 nm. More preferably, the thickness of the amorphous thin film dielectric material of the present invention is in the range of from about 50 to about 200 nm. [0033]
  • The dielectric constant, ε, of the amorphous thin film dielectric material of the present invention is about 10 or greater. More preferably, the amorphous thin film dielectric material of the present invention has a dielectric constant of from about 14 to about 50. [0034]
  • Although the dielectric constants of the amorphous thin film dielectric material of the present invention are lower than the corresponding crystalline phase of the material, the amorphous dielectric materials of the present invention have dielectric constants which are significantly higher than the typical nitrides and oxides of silicon that are used in most integrated circuits. As stated above, the amorphous thin-film dielectric material of the present invention can be fabricated at temperature below 450° C.; therefore, the amorphous thin film material is compatible with BEOL temperature requirements, especially when Al and Cu based metallurgies are employed. [0035]
  • The capacitor of FIG. 1 can be used in conjunction with an [0036] integrated circuit chip 30, as shown in FIG. 2, by fabricating capacitor 10 over the wiring levels of the chip. The integrated circuit chip shown in FIG. 2 comprises a semiconductor substrate 32, multiple wiring (or interconnect) levels 34, and various levels composed of a low dielectric constant material or insulator 36 such as oxides like SiO2 or nitrides like Si3N4. Other conventional inorganic insulators or organic insulators having a dielectric constant below 10 can also be employed in the present invention. It is noted that in FIG. 2, capacitor 10 of FIG. 1 represented by layers 16, 14 and 12 is shown above integrated circuit chip 30. The drawing is illustrated in that fashion so as to depict that capacitor 10 can be fabricated on top of the upper wiring level 34′ or on any other wiring levels that may be formed between upper wiring level 34′ and electrode 14 of the capacitor. The other wiring levels are not shown in FIG. 2, but if present, they would exist between upper wiring level 34′ and electrode 14 of the capacitor.
  • The capacitor of FIG. 1 is fabricated in close proximity with the active device areas of [0037] chip 30; therefore providing excellent filtering and noise reduction to the integrated circuit chip. Moreover, the power-to-ground voltage can be maintained at a relatively constant level as the circuit switch, i.e. the power and ground, is decoupled from the switching of the circuit. Since temperatures below about 450° C. are used in fabricating the capacitor, the integrity of the wiring levels 34 is not compromised. The active device areas mentioned above are formed in chip surface 38. For clarity, the active device areas are not shown in the drawings. It should be noted that the processing step used in forming the integrated circuit chip of FIG. 2 are conventional and well known to those skilled in the art. Thus, a detailed description of the same is not needed herein.
  • The capacitor, wiring levels, and chip configurations as shown in FIG. 2 can be fabricated in an actual circuit layout in several preferred embodiments, some examples are shown in FIGS. 3-4, respectively. It should be noted that in FIG. 2, the capacitor is arranged vertically, i.e. conductors are formed above and below the amorphous high dielectric constant thin film of the present invention, whereas in FIGS. 3-4 that follow, the capacitor is formed horizontally, i.e. the amorphous layer is positioned adjacent to a conductive region defining the electrode. [0038]
  • In FIGS. [0039] 3(a)-(b), there are shown various processing steps that can be used in forming a horizontal decoupling capacitor wherein a structure containing finger-like regions, i.e. patterned amorphous thin film dielectric regions 12, are first formed and then the spaces between the finger-like protrusions are filled with a metal 52. Finger-like regions are implemented in the present invention since the same increase the total capacitance of the overall structure, particularly the fringe electric field of the structure is increased.
  • Specifically, in FIG. 3([0040] a), an amorphous thin film dielectric material 12 of the present invention is formed on a low dielectric constant material or insulating material 50 using the process described hereinabove. The low dielectric constant material or insulating layer 50 are part of an integrated circuit chip which contains semiconductor substrate 32, low dielectric constant or insulating layers 36 and multiple wiring levels 34. Insulating layer 50 includes the same low dielectric constant materials mentioned above in regard to insulating layers 36.
  • The amorphous thin film is then patterned using standard lithography and dry etching such as reactive ion etching (RIE) to provide discrete patterned regions of the amorphous thin film dielectric material on the insulating material. The horizontal decoupling capacitor is then completed by filling in the spaces between amorphous thin [0041] film dielectric material 12 with a metal, i.e. conducting material, 52 used for the power and ground levels, see FIG. 3(b). It is noted that the conductive material used in forming metal regions 52 is the same as that previously mentioned for electrodes 14 and 16. In these figures, the amorphous dielectric material is in the plane of the power and ground wiring levels providing high capacitance between power and ground. Additional wiring levels are shown separated by appropriate insulators.
  • FIGS. [0042] 4(a)-(b) show an alternative embodiment of the present invention wherein a structure having patterned metal regions is first formed and then the spaces between the metal regions are filled with the amorphous thin film dielectric material of the present invention. Specifically, in this case, the metal 52 for the power and ground leads is first deposited and then patterned using conventional techniques well known to those skilled in the art; and thereafter the spaces are filled with the amorphous thin film dielectric material of the present invention.
  • Any excess metal or dielectric can be removed or planarized by polishing or other techniques. The steps for forming the capacitors of FIGS. [0043] 3(a)-(b) and 4(a)-(b) may then be repeated to form a second set of capacitors above the first set. Both sets of capacitors are close to the device levels for efficient decoupling purposes.
  • In regard to FIGS. [0044] 5(a)-(b) there are shown top and side views, respectively, of a damascene semiconductor device which includes a capacitor formed on the outermost wiring level of the damascene structure. Specifically, in FIG. 5(a), a top view is illustrated. The structure shown in FIG. 5(a) comprises Gnd regions 100, Vdd region 102, an upper electrode 104, a fuse 106, a power strap/decoupling capacitor 108 and a lower electrode 110. A metal fuse is employed in the present invention to separately connect segments of the upper electrode of the decoupling capacitor to its voltage supply. A side view of the structure of FIG. 5(a) is shown in FIG. 5(b). Specifically, the structure shown in FIG. 5(b) comprises a damascene structure 112 which various dielectric interlevels 114, wiring levels 116 and vias 118 which are used to interconnect the various wiring levels. Cap layers 120 are formed on top of the various wiring levels. The structure also includes a patterned capacitor stack region which includes a lower electrode 122, an amorphous high dielectric constant thin film layer 124 which is formed using the method of the present invention and an upper electrode 126.
  • The structure shown in FIGS. [0045] 5(a) and (b) is fabricated using the following processing steps: First, the damascene structure is fabricated using conventional damascene processing steps well known to those skilled in the art which are capable of providing a structure containing multiple insulator layers and wiring levels, wherein vias are used to interconnect the various wiring levels.
  • After, fabricating the damascene structure, a layer of [0046] conductive material 122 is formed on the surface of the last metal wiring level (LM). This layer can be referred to as lower electrode 122 of the capacitor. The conductive materials and the methods of depositing the same are the same as those mentioned previously hereinabove. A preferred conducting material for layer 122 is TaN.
  • Next, a layer of amorphous high dielectric [0047] constant material 114 is formed on the surface of the conducting material using the materials and conditions mentioned above. Another layer of conductive material 126, which may be the same or different from the conductive material used in forming the lower electrode, is then formed over the layer of amorphous high dielectric constant thin film material. A highly preferred conductive material used in forming the upper electrode 126 of the capacitor is a mixture of Ta and TaN.
  • After deposition of the various layers, lithography and dry etching are employed, [0048] cap layer 120 is then formed on the surface of the patterned capacitor region. Sidewall spacers, not shown in the drawings, may optionally be formed on each side of the patterned capacitor region.
  • FIGS. [0049] 6(a)-(b) illustrate another embodiment of the present invention wherein the capacitor is formed in the wiring level (MQ) which is beneath the outermost wiring level (LM). FIG. 6(a) is a top view of the structure and 5(b) is the side view of the structure. In FIG. 6(a), the structure comprises Vdd region 102, Gnd regions 100 which are formed in the upper most wiring level (LM) 116 of the damascene structure. The structure also includes a connection 126 from Vdd region 102 to lower electrode 120, a lower MQ/electrode plate 128 and a power strap/decapacitor 108.
  • The side view of the structure includes the same elements as those mentioned and labeled in FIG. 5([0050] b). The structure is formed using the following processing sequence: First, a damascene structure containing various dielectric interlevels 114, wiring levels 116 and vias 118 is fabricated. Next, the various layers forming the capacitor are formed and then the a patterned stacked capacitor is provided using the above described techniques.
  • A [0051] cap layer 120 is then formed over the stacked capacitor and exposed regions of the damascene structure. A via 118 is then formed through the various layers including cap layer 120 and patterned stacked capacitor to provide an interconnection with the underlying wiring level. The via is filled with a conducting material and planarized. Next, a dielectric material is formed over the entire structure and it is patterned and etched to provide a wiring region which is thereafter filled with an appropriate conductive metal. A outer cap layer 120 is then formed over the entire structure providing the structure shown in FIG. 6(b). Optionally, sidewall spacers may be formed on each side of the patterned decoupling capacitor.
  • FIGS. [0052] 7(a)-(b) show an additional embodiment of the present invention wherein the patterned stack capacitor is formed in a damascene trench formed in the dielectric interlevel. Those elements that are the same are those previously mentioned above contain like reference numerals. The structure comprises a damascene structure having various dielectric interlevels 114, wiring levels 116 and vias 118 to interconnect the same. The capacitor is formed in a trench region 130 of the outermost insulator layer and a spacer 132 is employed to separate the capacitor from the underlying wiring level. The structure is fabricated as follows: A damascene structure through the via/outermost wiring level is first fabricated. The structure contains trench region 130. Next, the various layers forming the capacitor are deposited and the capacitor is patterned as before. A sidewall spacer 132 such as Si3N4 or SiO2 is then formed and patterned using conventional methods well known to those skilled in the art. The trench is the filled with a suitable conducive metal, planarized and a cap layer is then formed over the outermost wiring level of the damascene structure providing the structure shown in FIG. 7(b).
  • While this invention has been particularly described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and detail may be made without departing from the spirit and scope of the present invention. [0053]

Claims (5)

1-47 (Canceled)
48. An integrated circuit (IC) semiconductor device comprising
a damascene structure, said damascene structure including alternating dielectric interlevels and wiring levels, wherein said outermost dielectric interlevel contains a trench therein;
a patterned decoupling capacitor formed in said trench, said patterned decoupling capacitor comprising a bottom electrode, an amorphous high dielectric constant thin film and an upper electrode; and
sidewall spacers on each side of the patterned decoupling capacitor.
49. The IC semiconductor device of claim 48 further comprising a metal fuse for separately connecting segments of said upper electrode to its voltage supply.
52. The IC semiconductor device of claim 48 wherein said amorphous high dielectric constant thin film is a perovskite-type oxide.
53. The IC semiconductor device of claim 52 wherein said perovskite-type oxide is a titanate-based dielectric, a manganate-based material, a cuprate-based material, a tungsten bronze-type material, or a bismuth layered material.
US10/830,798 1999-01-04 2004-04-23 BEOL decoupling capacitor Abandoned US20040195694A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/830,798 US20040195694A1 (en) 1999-01-04 2004-04-23 BEOL decoupling capacitor

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US09/225,526 US20010013660A1 (en) 1999-01-04 1999-01-04 Beol decoupling capacitor
US10/055,704 US6525427B2 (en) 1999-01-04 2002-01-22 BEOL decoupling capacitor
US10/323,132 US6777809B2 (en) 1999-01-04 2002-12-19 BEOL decoupling capacitor
US10/830,798 US20040195694A1 (en) 1999-01-04 2004-04-23 BEOL decoupling capacitor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/323,132 Division US6777809B2 (en) 1999-01-04 2002-12-19 BEOL decoupling capacitor

Publications (1)

Publication Number Publication Date
US20040195694A1 true US20040195694A1 (en) 2004-10-07

Family

ID=22845233

Family Applications (6)

Application Number Title Priority Date Filing Date
US09/225,526 Abandoned US20010013660A1 (en) 1999-01-04 1999-01-04 Beol decoupling capacitor
US09/757,154 Abandoned US20010040271A1 (en) 1999-01-04 2001-01-09 BEOL decoupling capacitor
US10/055,704 Expired - Lifetime US6525427B2 (en) 1999-01-04 2002-01-22 BEOL decoupling capacitor
US10/320,185 Abandoned US20030085447A1 (en) 1999-01-04 2002-12-16 Beol decoupling capacitor
US10/323,132 Expired - Lifetime US6777809B2 (en) 1999-01-04 2002-12-19 BEOL decoupling capacitor
US10/830,798 Abandoned US20040195694A1 (en) 1999-01-04 2004-04-23 BEOL decoupling capacitor

Family Applications Before (5)

Application Number Title Priority Date Filing Date
US09/225,526 Abandoned US20010013660A1 (en) 1999-01-04 1999-01-04 Beol decoupling capacitor
US09/757,154 Abandoned US20010040271A1 (en) 1999-01-04 2001-01-09 BEOL decoupling capacitor
US10/055,704 Expired - Lifetime US6525427B2 (en) 1999-01-04 2002-01-22 BEOL decoupling capacitor
US10/320,185 Abandoned US20030085447A1 (en) 1999-01-04 2002-12-16 Beol decoupling capacitor
US10/323,132 Expired - Lifetime US6777809B2 (en) 1999-01-04 2002-12-19 BEOL decoupling capacitor

Country Status (4)

Country Link
US (6) US20010013660A1 (en)
JP (1) JP2000200877A (en)
KR (1) KR100418738B1 (en)
TW (1) TW452857B (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050070097A1 (en) * 2003-09-29 2005-03-31 International Business Machines Corporation Atomic laminates for diffusion barrier applications
US20060128092A1 (en) * 2004-12-09 2006-06-15 Texas Instruments Incorporated Wafer bonded MOS decoupling capacitor
US20060166491A1 (en) * 2005-01-21 2006-07-27 Kensaku Ida Dual damascene interconnection having low k layer and cap layer formed in a common PECVD process
US20060166484A1 (en) * 2005-01-21 2006-07-27 Yoshimitsu Ishikawa Method for Cu metallization of highly reliable dual damascene structures
US20060163731A1 (en) * 2005-01-21 2006-07-27 Keishi Inoue Dual damascene interconnections employing a copper alloy at the copper/barrier interface
US20070232062A1 (en) * 2006-03-31 2007-10-04 Takeshi Nogami Damascene interconnection having porous low k layer followed by a nonporous low k layer
US7300868B2 (en) 2006-03-30 2007-11-27 Sony Corporation Damascene interconnection having porous low k layer with a hard mask reduced in thickness
CN107919349A (en) * 2016-10-06 2018-04-17 现代自动车株式会社 Double-sided cooled formula power module and its manufacture method
CN112899586A (en) * 2021-01-15 2021-06-04 广东工业大学 Manganese-based amorphous alloy and preparation method and application thereof

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6384468B1 (en) * 2000-02-07 2002-05-07 International Business Machines Corporation Capacitor and method for forming same
US6524908B2 (en) * 2001-06-01 2003-02-25 International Business Machines Corporation Method for forming refractory metal-silicon-nitrogen capacitors and structures formed
US6706584B2 (en) * 2001-06-29 2004-03-16 Intel Corporation On-die de-coupling capacitor using bumps or bars and method of making same
US6432725B1 (en) * 2001-09-28 2002-08-13 Infineon Technologies Ag Methods for crystallizing metallic oxide dielectric films at low temperature
US6559014B1 (en) * 2001-10-15 2003-05-06 Advanced Micro Devices, Inc. Preparation of composite high-K / standard-K dielectrics for semiconductor devices
US6770521B2 (en) * 2001-11-30 2004-08-03 Texas Instruments Incorporated Method of making multiple work function gates by implanting metals with metallic alloying additives
DE10219116A1 (en) * 2002-04-29 2003-11-13 Infineon Technologies Ag Integrated circuit arrangement with connection layers and associated manufacturing processes
US6919233B2 (en) 2002-12-31 2005-07-19 Texas Instruments Incorporated MIM capacitors and methods for fabricating same
US8182719B2 (en) * 2003-06-11 2012-05-22 Yeda Research And Development Company Ltd. Pyroelectric compound and method of its preparation
US7245477B2 (en) * 2003-09-18 2007-07-17 Applied Ceramics Research Decoupling capacitor and method
US20050063136A1 (en) * 2003-09-18 2005-03-24 Philofsky Elliott Malcolm Decoupling capacitor and method
JP4243214B2 (en) * 2004-04-12 2009-03-25 パナソニック株式会社 Semiconductor integrated circuit device, semiconductor integrated circuit device pattern generation method, semiconductor integrated circuit device manufacturing method, and semiconductor integrated circuit device pattern generation device
DE102005035346A1 (en) * 2004-08-19 2006-03-09 Atmel Germany Gmbh Power loss optimized high frequency coupling capacitor and rectifier circuit
US7378310B1 (en) * 2005-04-27 2008-05-27 Spansion Llc Method for manufacturing a memory device having a nanocrystal charge storage region
US7700984B2 (en) * 2005-05-20 2010-04-20 Semiconductor Energy Laboratory Co., Ltd Semiconductor device including memory cell
US20060291174A1 (en) * 2005-06-28 2006-12-28 Myat Myitzu S Embedding thin film resistors in substrates in power delivery networks
KR100723237B1 (en) * 2005-12-12 2007-05-29 삼성전기주식회사 On chip decoupling capacitor, ic semiconductor device and method for manufacturing the same
US20070152332A1 (en) * 2006-01-04 2007-07-05 International Business Machines Corporation Single or dual damascene via level wirings and/or devices, and methods of fabricating same
JP2007311610A (en) * 2006-05-19 2007-11-29 Elpida Memory Inc Semiconductor device, and its manufacturing method
US20080096630A1 (en) * 2006-09-13 2008-04-24 Next Gaming Llc Systems and methods for server based lottery and casino gaming machines
KR100881182B1 (en) 2006-11-21 2009-02-05 삼성전자주식회사 De-coupling capacitor formed between wafers, wafer stack package comprising the same capacitor, and method of fabricating the same package
US20080233704A1 (en) * 2007-03-23 2008-09-25 Honeywell International Inc. Integrated Resistor Capacitor Structure
US8013394B2 (en) * 2007-03-28 2011-09-06 International Business Machines Corporation Integrated circuit having resistor between BEOL interconnect and FEOL structure and related method
US7701037B2 (en) * 2007-07-31 2010-04-20 International Business Machines Corporation Orientation-independent multi-layer BEOL capacitor
US8866260B2 (en) * 2009-02-27 2014-10-21 Taiwan Semiconductor Manufacturing Company, Ltd. MIM decoupling capacitors under a contact pad
US8455364B2 (en) * 2009-11-06 2013-06-04 International Business Machines Corporation Sidewall image transfer using the lithographic stack as the mandrel
CN102117699B (en) * 2010-12-15 2013-04-24 中国科学院上海微系统与信息技术研究所 Silicon-based Al2O3 film chip capacitor and making method thereof
US9711346B2 (en) 2015-07-23 2017-07-18 Globalfoundries Inc. Method to fabricate a high performance capacitor in a back end of line (BEOL)
CN112086441A (en) * 2020-08-26 2020-12-15 中国电子科技集团公司第十三研究所 Passive device preparation method and passive device

Citations (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4335505A (en) * 1978-12-26 1982-06-22 Vlsi Technology Research Association Method of manufacturing semiconductor memory device having memory cell elements composed of a transistor and a capacitor
US4408254A (en) * 1981-11-18 1983-10-04 International Business Machines Corporation Thin film capacitors
US4786612A (en) * 1986-02-03 1988-11-22 Intel Corporation Plasma enhanced chemical vapor deposited vertical silicon nitride resistor
US4886502A (en) * 1986-12-09 1989-12-12 Thermedics, Inc. Peritoneal access catheter
US4897153A (en) * 1989-04-24 1990-01-30 General Electric Company Method of processing siloxane-polyimides for electronic packaging applications
US5068694A (en) * 1989-12-29 1991-11-26 Fujitsu Limited Josephson integrated circuit having a resistance element
US5153689A (en) * 1988-09-14 1992-10-06 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having bit lines formed of an interconnecting layer of lower reflectance material than the material of the word lines
US5258093A (en) * 1992-12-21 1993-11-02 Motorola, Inc. Procss for fabricating a ferroelectric capacitor in a semiconductor device
US5272101A (en) * 1990-04-12 1993-12-21 Actel Corporation Electrically programmable antifuse and fabrication processes
US5366920A (en) * 1993-04-12 1994-11-22 Nec Corporation Method for fabricating a thin film capacitor
US5390072A (en) * 1992-09-17 1995-02-14 Research Foundation Of State University Of New York Thin film capacitors
US5394294A (en) * 1992-12-17 1995-02-28 International Business Machines Corporation Self protective decoupling capacitor structure
US5407861A (en) * 1992-05-27 1995-04-18 Sgs-Thomson Microelectronics, S.R.L. Metallization over tungsten plugs
US5407855A (en) * 1993-06-07 1995-04-18 Motorola, Inc. Process for forming a semiconductor device having a reducing/oxidizing conductive material
US5436477A (en) * 1993-06-24 1995-07-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device with high dielectric capacitor structure
US5440174A (en) * 1992-10-20 1995-08-08 Matsushita Electric Industrial Co., Ltd. Plurality of passive elements in a semiconductor integrated circuit and semiconductor integrated circuit in which passive elements are arranged
US5439840A (en) * 1993-08-02 1995-08-08 Motorola, Inc. Method of forming a nonvolatile random access memory capacitor cell having a metal-oxide dielectric
US5440157A (en) * 1992-07-17 1995-08-08 Kabushiki Kaisha Toshiba Semiconductor integrated-circuit capacitor having a carbon film electrode
US5566045A (en) * 1994-08-01 1996-10-15 Texas Instruments, Inc. High-dielectric-constant material electrodes comprising thin platinum layers
US5576240A (en) * 1994-12-09 1996-11-19 Lucent Technologies Inc. Method for making a metal to metal capacitor
US5587870A (en) * 1992-09-17 1996-12-24 Research Foundation Of State University Of New York Nanocrystalline layer thin film capacitors
US5625232A (en) * 1994-07-15 1997-04-29 Texas Instruments Incorporated Reliability of metal leads in high speed LSI semiconductors using dummy vias
US5670808A (en) * 1995-01-30 1997-09-23 Kabushiki Kaisha Toshiba Metal oxide capacitor with a WNX electrode
US5708559A (en) * 1995-10-27 1998-01-13 International Business Machines Corporation Precision analog metal-metal capacitor
US5728603A (en) * 1994-11-28 1998-03-17 Northern Telecom Limited Method of forming a crystalline ferroelectric dielectric material for an integrated circuit
US5736448A (en) * 1995-12-04 1998-04-07 General Electric Company Fabrication method for thin film capacitors
US5789303A (en) * 1994-11-28 1998-08-04 Northern Telecom Limited Method of adding on chip capacitors to an integrated circuit
US5851868A (en) * 1995-09-19 1998-12-22 Samsung Electronics Co., Ltd. Methods of forming integrated decoupling capacitors
US5854499A (en) * 1994-07-12 1998-12-29 Texas Instruments Incorporated Ferroelectric film capacitor with intergranular insulation
US5866926A (en) * 1990-09-28 1999-02-02 Ramtron International Corporation Ferroelectric memory device with capacitor electrode in direct contact with source region
US5916823A (en) * 1998-10-13 1999-06-29 Worldwide Semiconductor Manufacturing Corporation Method for making dual damascene contact
US5978207A (en) * 1996-10-30 1999-11-02 The Research Foundation Of The State University Of New York Thin film capacitor
US5998251A (en) * 1997-07-19 1999-12-07 United Microelectronics Corp. Process and structure for embedded DRAM
US6104597A (en) * 1997-05-30 2000-08-15 Kyocera Corporation Thin-film capacitor
US6190924B1 (en) * 1997-12-30 2001-02-20 Hyundai Electronics Industries Co., Ltd. Apparatus and method to form ferroelectric capacitors having low dielectric loss
US6251740B1 (en) * 1998-12-23 2001-06-26 Lsi Logic Corporation Method of forming and electrically connecting a vertical interdigitated metal-insulator-metal capacitor extending between interconnect layers in an integrated circuit
US6441419B1 (en) * 1998-03-31 2002-08-27 Lsi Logic Corporation Encapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same
US6777320B1 (en) * 1998-11-13 2004-08-17 Intel Corporation In-plane on-chip decoupling capacitors and method for making same

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4638400A (en) * 1985-10-24 1987-01-20 General Electric Company Refractory metal capacitor structures, particularly for analog integrated circuit devices
DE3714672A1 (en) 1987-05-02 1988-11-17 Telefunken Electronic Gmbh RC LINE
JPH02133952A (en) 1988-11-15 1990-05-23 Seiko Epson Corp Semiconductor device
JPH02296361A (en) 1989-05-11 1990-12-06 Mitsubishi Electric Corp Semiconductor integrated circuit
JPH03293775A (en) 1989-12-25 1991-12-25 Toshiba Corp Ferroelectric capacitor and semiconductor device
JPH05299601A (en) 1992-02-20 1993-11-12 Mitsubishi Electric Corp Semiconductor device and its manufacture
JP2749489B2 (en) 1992-10-29 1998-05-13 京セラ株式会社 Circuit board
JPH0778727A (en) * 1993-09-09 1995-03-20 Toshiba Corp Thin film capacitor
US5629240A (en) 1994-12-09 1997-05-13 Sun Microsystems, Inc. Method for direct attachment of an on-chip bypass capacitor in an integrated circuit
JP3160198B2 (en) * 1995-02-08 2001-04-23 インターナショナル・ビジネス・マシーンズ・コーポレ−ション Semiconductor substrate on which decoupling capacitor is formed and method of manufacturing the same
WO1996029725A1 (en) * 1995-03-21 1996-09-26 Northern Telecom Limited Ferroelectric dielectric for integrated circuit applications at microwave frequencies
JPH08330519A (en) 1995-06-01 1996-12-13 Hitachi Ltd Compound semiconductor integrated circuit device
JP3246274B2 (en) 1995-06-22 2002-01-15 松下電器産業株式会社 Semiconductor device
DE69630758T2 (en) * 1995-09-08 2004-05-27 Fujitsu Ltd., Kawasaki Ferroelectric memory and data reading method from this memory
JPH09213904A (en) 1996-02-01 1997-08-15 Hitachi Ltd Semiconductor device and manufacturing method thereof
US5926359A (en) 1996-04-01 1999-07-20 International Business Machines Corporation Metal-insulator-metal capacitor
KR100219506B1 (en) * 1996-12-04 1999-09-01 윤종용 A capacitor manufacturing method of semiconductor device
JPH10229080A (en) 1996-12-10 1998-08-25 Sony Corp Processing method of oxide, deposition method of amorphous oxide film and amorphous tantalun oxide film
US6146905A (en) * 1996-12-12 2000-11-14 Nortell Networks Limited Ferroelectric dielectric for integrated circuit applications at microwave frequencies
US6100184A (en) * 1997-08-20 2000-08-08 Sematech, Inc. Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
US6037644A (en) * 1997-09-12 2000-03-14 The Whitaker Corporation Semi-transparent monitor detector for surface emitting light emitting devices
JP3527074B2 (en) * 1997-10-08 2004-05-17 シャープ株式会社 Display device manufacturing method
US6500724B1 (en) * 2000-08-21 2002-12-31 Motorola, Inc. Method of making semiconductor device having passive elements including forming capacitor electrode and resistor from same layer of material

Patent Citations (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4335505A (en) * 1978-12-26 1982-06-22 Vlsi Technology Research Association Method of manufacturing semiconductor memory device having memory cell elements composed of a transistor and a capacitor
US4408254A (en) * 1981-11-18 1983-10-04 International Business Machines Corporation Thin film capacitors
US4786612A (en) * 1986-02-03 1988-11-22 Intel Corporation Plasma enhanced chemical vapor deposited vertical silicon nitride resistor
US4886502A (en) * 1986-12-09 1989-12-12 Thermedics, Inc. Peritoneal access catheter
US5153689A (en) * 1988-09-14 1992-10-06 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having bit lines formed of an interconnecting layer of lower reflectance material than the material of the word lines
US4897153A (en) * 1989-04-24 1990-01-30 General Electric Company Method of processing siloxane-polyimides for electronic packaging applications
US5068694A (en) * 1989-12-29 1991-11-26 Fujitsu Limited Josephson integrated circuit having a resistance element
US5272101A (en) * 1990-04-12 1993-12-21 Actel Corporation Electrically programmable antifuse and fabrication processes
US5387812A (en) * 1990-04-12 1995-02-07 Actel Corporation Electrically programmable antifuse having a metal to metal structure
US5866926A (en) * 1990-09-28 1999-02-02 Ramtron International Corporation Ferroelectric memory device with capacitor electrode in direct contact with source region
US5407861A (en) * 1992-05-27 1995-04-18 Sgs-Thomson Microelectronics, S.R.L. Metallization over tungsten plugs
US5440157A (en) * 1992-07-17 1995-08-08 Kabushiki Kaisha Toshiba Semiconductor integrated-circuit capacitor having a carbon film electrode
US5390072A (en) * 1992-09-17 1995-02-14 Research Foundation Of State University Of New York Thin film capacitors
US5587870A (en) * 1992-09-17 1996-12-24 Research Foundation Of State University Of New York Nanocrystalline layer thin film capacitors
US5440174A (en) * 1992-10-20 1995-08-08 Matsushita Electric Industrial Co., Ltd. Plurality of passive elements in a semiconductor integrated circuit and semiconductor integrated circuit in which passive elements are arranged
US5394294A (en) * 1992-12-17 1995-02-28 International Business Machines Corporation Self protective decoupling capacitor structure
US5258093A (en) * 1992-12-21 1993-11-02 Motorola, Inc. Procss for fabricating a ferroelectric capacitor in a semiconductor device
US5366920A (en) * 1993-04-12 1994-11-22 Nec Corporation Method for fabricating a thin film capacitor
US5407855A (en) * 1993-06-07 1995-04-18 Motorola, Inc. Process for forming a semiconductor device having a reducing/oxidizing conductive material
US5436477A (en) * 1993-06-24 1995-07-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device with high dielectric capacitor structure
US5439840A (en) * 1993-08-02 1995-08-08 Motorola, Inc. Method of forming a nonvolatile random access memory capacitor cell having a metal-oxide dielectric
US5854499A (en) * 1994-07-12 1998-12-29 Texas Instruments Incorporated Ferroelectric film capacitor with intergranular insulation
US5625232A (en) * 1994-07-15 1997-04-29 Texas Instruments Incorporated Reliability of metal leads in high speed LSI semiconductors using dummy vias
US5566045A (en) * 1994-08-01 1996-10-15 Texas Instruments, Inc. High-dielectric-constant material electrodes comprising thin platinum layers
US5728603A (en) * 1994-11-28 1998-03-17 Northern Telecom Limited Method of forming a crystalline ferroelectric dielectric material for an integrated circuit
US5789303A (en) * 1994-11-28 1998-08-04 Northern Telecom Limited Method of adding on chip capacitors to an integrated circuit
US5576240A (en) * 1994-12-09 1996-11-19 Lucent Technologies Inc. Method for making a metal to metal capacitor
US5670808A (en) * 1995-01-30 1997-09-23 Kabushiki Kaisha Toshiba Metal oxide capacitor with a WNX electrode
US5851868A (en) * 1995-09-19 1998-12-22 Samsung Electronics Co., Ltd. Methods of forming integrated decoupling capacitors
US5708559A (en) * 1995-10-27 1998-01-13 International Business Machines Corporation Precision analog metal-metal capacitor
US5736448A (en) * 1995-12-04 1998-04-07 General Electric Company Fabrication method for thin film capacitors
US5978207A (en) * 1996-10-30 1999-11-02 The Research Foundation Of The State University Of New York Thin film capacitor
US6104597A (en) * 1997-05-30 2000-08-15 Kyocera Corporation Thin-film capacitor
US5998251A (en) * 1997-07-19 1999-12-07 United Microelectronics Corp. Process and structure for embedded DRAM
US6190924B1 (en) * 1997-12-30 2001-02-20 Hyundai Electronics Industries Co., Ltd. Apparatus and method to form ferroelectric capacitors having low dielectric loss
US6441419B1 (en) * 1998-03-31 2002-08-27 Lsi Logic Corporation Encapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same
US5916823A (en) * 1998-10-13 1999-06-29 Worldwide Semiconductor Manufacturing Corporation Method for making dual damascene contact
US6777320B1 (en) * 1998-11-13 2004-08-17 Intel Corporation In-plane on-chip decoupling capacitors and method for making same
US6251740B1 (en) * 1998-12-23 2001-06-26 Lsi Logic Corporation Method of forming and electrically connecting a vertical interdigitated metal-insulator-metal capacitor extending between interconnect layers in an integrated circuit

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050070097A1 (en) * 2003-09-29 2005-03-31 International Business Machines Corporation Atomic laminates for diffusion barrier applications
US20060128092A1 (en) * 2004-12-09 2006-06-15 Texas Instruments Incorporated Wafer bonded MOS decoupling capacitor
US7064043B1 (en) 2004-12-09 2006-06-20 Texas Instruments Incorporated Wafer bonded MOS decoupling capacitor
US20060166491A1 (en) * 2005-01-21 2006-07-27 Kensaku Ida Dual damascene interconnection having low k layer and cap layer formed in a common PECVD process
US20060166484A1 (en) * 2005-01-21 2006-07-27 Yoshimitsu Ishikawa Method for Cu metallization of highly reliable dual damascene structures
US20060163731A1 (en) * 2005-01-21 2006-07-27 Keishi Inoue Dual damascene interconnections employing a copper alloy at the copper/barrier interface
US7262127B2 (en) 2005-01-21 2007-08-28 Sony Corporation Method for Cu metallization of highly reliable dual damascene structures
US7300868B2 (en) 2006-03-30 2007-11-27 Sony Corporation Damascene interconnection having porous low k layer with a hard mask reduced in thickness
US20070232062A1 (en) * 2006-03-31 2007-10-04 Takeshi Nogami Damascene interconnection having porous low k layer followed by a nonporous low k layer
CN107919349A (en) * 2016-10-06 2018-04-17 现代自动车株式会社 Double-sided cooled formula power module and its manufacture method
CN112899586A (en) * 2021-01-15 2021-06-04 广东工业大学 Manganese-based amorphous alloy and preparation method and application thereof

Also Published As

Publication number Publication date
US6777809B2 (en) 2004-08-17
US20010040271A1 (en) 2001-11-15
US6525427B2 (en) 2003-02-25
US20030085447A1 (en) 2003-05-08
JP2000200877A (en) 2000-07-18
US20030089943A1 (en) 2003-05-15
US20010013660A1 (en) 2001-08-16
TW452857B (en) 2001-09-01
KR100418738B1 (en) 2004-02-14
US20020066919A1 (en) 2002-06-06
KR20000053364A (en) 2000-08-25

Similar Documents

Publication Publication Date Title
US6777809B2 (en) BEOL decoupling capacitor
US6940117B2 (en) Prevention of Ta2O5 mim cap shorting in the beol anneal cycles
US5789303A (en) Method of adding on chip capacitors to an integrated circuit
KR100493040B1 (en) Capacitor of a semiconductor device and manufacturing method whereof
US6740922B2 (en) Interdigitated capacitor and method of manufacturing thereof
US6072689A (en) Ferroelectric capacitor and integrated circuit device comprising same
US8169013B2 (en) Metal-insulator-metal (MIM) capacitor having capacitor dielectric material selected from a group consisting of ZRO2, HFO2, (ZRX, HF1-X)O2 (0<x<1), (ZRy, Ti (O<y<1), (Hfz, Ti-z)O2 (O<z<1) and (Zrk, Ti1, Hfm)O2 (O<K, 1, m<1, K+1+m=1)
US5499207A (en) Semiconductor memory device having improved isolation between electrodes, and process for fabricating the same
JP3822569B2 (en) Semiconductor device and manufacturing method thereof
US20030011043A1 (en) MIM capacitor structure and process for making the same
TWI389297B (en) Mim capacitor in a semiconductor device and method therefor
US20040135189A1 (en) Semiconductor device
KR19990062990A (en) Metal / Insulator / Metal Thin Film Capacitors and Manufacturing Method Thereof
KR20010014838A (en) Amorphous dielectric capacitors on silicon
US7180119B2 (en) Capacitor and method for fabricating the same, and semiconductor device and method for fabricating the same
US7855431B2 (en) Capacitor unit and method of forming the same
US20040061157A1 (en) Semiconductor device
US6677635B2 (en) Stacked MIMCap between Cu dual damascene levels
CN1624869A (en) Semiconductor device and forming method thereof
JPH05299584A (en) Thin film capacitor element and semiconductor memory device
CN104779250A (en) Semiconductor device and method of manufacturing the same
KR20040069391A (en) Method for forming mim capacitor in semiconductor device
KR20000038359A (en) Fabrication method of dram cell capacitor

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910