US20040183117A1 - Semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios - Google Patents
Semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios Download PDFInfo
- Publication number
- US20040183117A1 US20040183117A1 US10/767,933 US76793304A US2004183117A1 US 20040183117 A1 US20040183117 A1 US 20040183117A1 US 76793304 A US76793304 A US 76793304A US 2004183117 A1 US2004183117 A1 US 2004183117A1
- Authority
- US
- United States
- Prior art keywords
- structural layer
- layer
- cover layer
- capacitor
- opening portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/312—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with a bit line higher than the capacitor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/318—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/485—Bit line contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
Definitions
- the present invention relates generally to the fabrication of semiconductor device structures. More particularly, the present invention relates to semiconductor device structures with capacitor containers, contact apertures, or other openings therein that have increased height-to-width ratios. Further, the present invention relates to methods of making semiconductor device structures having capacitor containers, contact apertures, or other openings therein with increased aspect ratios.
- the memory capacitors typically are formed inside containers, such as phosphosilicate glass (PSG), borosilicate glass (BSG), or borophosphosilicate glass (BPSG) containers, through etching techniques.
- An exemplary partially fabricated semiconductor device structure 10 is schematically illustrated in FIG. 1.
- a conductive plug 11 located between neighboring conductive structures 12 such as transistor gate stacks, forms electrical contact with an active device region 14 of a semiconductor substrate 16 , e.g., a silicon (Si) wafer.
- a planarized insulating layer 18 such as a BPSG layer, surrounds the conductive structures 12 .
- the conductive plug 11 is formed within an opening through the insulating layer 18 .
- a structural layer 20 having a height, H overlies the insulating layer 18 and may also be formed of BPSG or similar material.
- a capacitor container 22 having a width W is formed in the structural layer 20 , generally by etching the structural layer 20 through a photomask (not shown).
- the capacitor container 22 is a generally cylindrical cavity formed contiguous with the conductive plug 11 (or an active device region 14 of the semiconductor substrate 16 ) and includes sidewalls 24 that extend to an opening in the insulating layer 18 .
- etching techniques include the depositing, masking and patterning of protective layers, such as photoresists (not shown), which act as templates and may be patterned to form photomasks (not shown) through which structures in the desired layer (e.g., structural layer 20 ) of a semiconductor device structure may be defined.
- protective layers such as photoresists (not shown)
- photomasks not shown
- Wet etch or dry etch techniques may be employed to define semiconductor device structures.
- dry etch In contrast with wet etch techniques, techniques involving dry etch, including, without limitation, glow-discharge sputtering, ion milling, reactive ion etching (RIE), reactive ion beam etching (RIBE), plasma etching, point plasma etching, magnetic ion etching, magnetically enhanced reactive ion etching, plasma enhanced reactive ion etching, electron cyclotron resonance and high-density plasma etching, are capable of etching in a substantially anisotropic fashion. This means that the target area of a substrate is etched primarily in a substantially vertical direction relative to the exposed, or active, surface of the substrate. Thus, such dry etch techniques are capable of defining structures with substantially vertical sidewalls. Consequently, such dry etch techniques are capable of accurately reproducing the features of a photomask. Due to a trend in semiconductor fabrication processes toward decreased dimensions of structures on semiconductor devices, dry etching is often desirable for defining structures upon semiconductor device substrates.
- a further approach to enhancing the total surface areas of capacitor containers involves modifying the geometrical layout of the containers.
- the usefulness of this technique is similarly limited by the confines of the capacitor container in that a particular geometrical layout in a capacitor container having a smaller width will have a lesser surface area than a similar geometrical layout in a capacitor container having a larger width and a substantially equivalent height.
- integrated circuits such as DRAM semiconductor device structures, typically include transistor gates 12 formed on the surface 16 a of the semiconductor substrate 16 .
- semiconductor device structures typically also include contact apertures (not shown) formed in the structural layer 20 , generally by etching the structural layer 20 .
- contact apertures are typically cylindrical cavities formed contiguous with a conductive plug 11 (or an active device region 14 of the semiconductor substrate 16 ). Through these contact apertures, digit lines (not shown) can contact the source or drain regions (not shown) of the transistor formed in the semiconductor substrate 16 , as desired.
- the inventor has recognized that a semiconductor device structure and method for manufacturing such structure that has one or more capacitor containers, contact apertures, or other openings therein with increased height-to-width ratios over those which may be formed using conventional techniques would be desirable. Further, the inventor has recognized that a semiconductor device structure having one or more capacitor containers, contact apertures, or other openings therein with increased aspect ratios that is simple to manufacture and does not interfere significantly with existing manufacturing processes would be advantageous.
- the present invention includes semiconductor device structures and methods of making such structures that include one or more etched openings therein with increased height-to-width ratios, or aspect ratios.
- the structures of the present invention are formed by successive layer deposition wherein etching is affected, generally in a step-wise fashion, as the height of the semiconductor device structure is increased.
- the present invention further includes semiconductor device structures and methods of making such structures that include one or more capacitor containers, contact apertures, or other openings therein having increased aspect ratios.
- the semiconductor device structures are formed by stacking an interlayer or cover layer atop a first structural layer and, subsequently, stacking a second structural layer atop the cover layer. Stepwise etching of capacitor containers, contact apertures, or other openings in the first and second structural layers and the cover layer provides increased height-to-width ratios of the resultant capacitor containers, contact apertures, or other openings.
- the present invention includes semiconductor device structures and methods of making such structures in which capacitor containers, contact apertures, or other openings having increased aspect ratios are formed by deposition of a second structural layer directly atop an etched first structural layer. Process conditions of the material of the second structural layer may be adjusted such that substantial non-conformity and low step coverage are achieved. Subsequent etching of the second structural layer results in semiconductor device structures with one or more capacitor containers, contact apertures, or other openings therein that have increased height-to-width ratios relative to those which may be formed using currently known techniques.
- the present invention includes a method for self-aligning openings in substantially vertically stacked structural layers of a semiconductor device structure. Etching of the structural layers, generally in a stepwise fashion, may result in semiconductor device structures having openings therein with increased aspect ratios.
- FIG. 1 is a schematic illustration of a prior art partially fabricated semiconductor device structure for use in integrated circuits such as DRAM semiconductor devices.
- FIG. 2 is a schematic illustration of a semiconductor device structure having a plurality of capacitor containers therein.
- the semiconductor substrate, conductive structure and insulating layer are not shown in detail for the sake of simplicity and ease of description. However, it will be understood by those of ordinary skill in the art that the semiconductor device structure schematically illustrated herein may be of any conventional design, having all the components and materials so associated.
- FIGS. 3A-3D schematically illustrate the formation of a semiconductor device structure having one or more capacitor containers therein with increased height-to-width ratios in accordance with an embodiment of the present invention.
- FIGS. 3E-3G schematically illustrate the formation of a semiconductor device structure having one or more capacitor containers therein with increased height-to-width ratios in accordance with another embodiment of the present invention.
- FIG. 4A is an electron micrograph of a semiconductor device structure in accordance with the teachings of the present invention taken in cross section at a central location of the semiconductor substrate.
- the electron micrograph illustrates that the cover layer generally remains on the surface of the structural layer and does not substantially fill the capacitor container.
- FIG. 4B is an electron micrograph of a semiconductor device structure in accordance with the present invention taken in cross section at a notch of the semiconductor substrate.
- the electron micrograph illustrates that the cover layer generally remains on the surface of the structural layer and does not substantially fill the capacitor container.
- FIGS. 5A-5J schematically illustrate an exemplary method for the formation of a semiconductor device structure having both a contact aperture and a plurality of capacitor containers therein with increased aspect ratios.
- FIGS. 6A-6G schematically illustrate another exemplary method for the formation of a semiconductor device structure having a contact aperture and a plurality of capacitor containers therein with increased aspect ratios.
- FIGS. 7A-7H schematically illustrate yet another exemplary method for forming a semiconductor device structure having both a contact aperture and a plurality of capacitor containers therein with increased height-to-width ratios.
- FIGS. 8A and 8B schematically illustrate a self-aligned interconnection structure and method of forming the same according to the teachings of the present invention.
- FIG. 9 is an electron micrograph of a semiconductor device structure taken in cross section that illustrates the nitride “cap” and “funnel” structures of a self-aligned interconnection structure according to the teachings of the present invention.
- FIG. 10 is an electron micrograph of a semiconductor device structure taken in cross section that illustrates the alignment of capacitor containers formed in stacked structural layers in accordance with the teachings of the present invention.
- the present invention is directed to semiconductor device structures and methods of making such structures that include one or more capacitor containers, contact apertures, or other openings therein with increased height-to-width ratios.
- the particular embodiments described herein are intended in all respects to be illustrative rather than restrictive. Alternative embodiments will become apparent to those of ordinary skill in the art to which the present invention pertains without departing from its scope.
- FIG. 2 an exemplary semiconductor device structure 10 is shown.
- the semiconductor device structure of FIG. 2 includes a plurality of capacitor container portions 22 a formed in a first structural layer 20 , such as a phosphosilicate glass (PSG) layer, a borosilicate glass (BSG) layer, or a borophosphosilicate glass (BPSG) layer.
- a first structural layer 20 such as a phosphosilicate glass (PSG) layer, a borosilicate glass (BSG) layer, or a borophosphosilicate glass (BPSG) layer.
- PSG phosphosilicate glass
- BSG borosilicate glass
- BPSG borophosphosilicate glass
- Conventional techniques for forming a semiconductor device structure as depicted in FIG. 2 are known in the art and will not be further discussed herein.
- the semiconductor device structure shown in FIG. 2 further includes at least a semiconductor substrate 16 , conductive structure 12 and insulating layer 18 underlying the illustrated portion of the structure, as
- Capacitor container portions 22 a have a width (or diameter, as the capacitor container portions may be substantially cylindrical cavities as previously described), represented herein as W and first structural layer 20 has a height represented herein as H.
- each capacitor container portion 22 a (or other opening in the structural layer 20 ) of 7:1 may be achieved while maintaining the integrity of the surface underlying the etched layer and, accordingly, the accuracy of the photolithographic image.
- the ratio of height to width in FIG. 2 cannot exceed 7:1 using conventional etching techniques.
- the present invention teaches methods which may be used to overcome this limitation, i.e., for forming semiconductor device structures capable of having openings (e.g., capacitor containers 22 ) therein with aspect ratios greater than 7:1.
- narrow capacitor containers i.e., those with increased height-to-width ratios
- Multiple structural layers 20 , 26 e.g., BPSG matrix layers
- BPSG matrix layers may be formed substantially vertically on top of one another by stacking a second structural layer 26 substantially vertically on top of an etched first structural layer 20 and subsequently etching into the second structural layer 26 a pattern substantially identical to the pattern etched in the first structural layer 20 .
- the integrity of the first structural layer 20 should be substantially maintained.
- any openings (e.g., capacitor container portions 22 a ) in the first structural layer 20 should remain substantially devoid of any material therein and the first structural layer 20 should not be damaged during and subsequent to deposition of the second structural layer 26 .
- a thin cover layer 25 may be deposited on the top surface 20 a of the etched first structural layer 20 prior to deposition of the second structural layer 26 on top thereof.
- the first cover layer 25 may be deposited using various methods known in the art.
- chemical vapor deposition (CVD) techniques such as plasma-enhanced chemical vapor deposition (PECVD)
- PVD physical vapor deposition
- the first cover layer 25 may be formed of a substantially nonconforming material having low step coverage such that it does not substantially spill into any openings (e.g., capacitor container portions 22 a ) in the first structural layer 20 but, in effect, seals any openings in the first structural layer 20 and substantially prevents the material of the second structural layer 26 (or any other material) from spilling into the openings.
- the second structural layer 26 may be deposited on the top surface 25 a of the first cover layer 25 using any of various methods known in the art, such as chemical vapor deposition (CVD), spin-on-glass (SOG), physical vapor deposition (PVD), e.g., such as sputtering, and the like.
- CVD chemical vapor deposition
- SOG spin-on-glass
- PVD physical vapor deposition
- a photoresist layer may be deposited on the top surface 26 a of the second structural layer 26 and etched to form a photomask (not shown) through which the second structural layer 26 may be patterned, as known in the art.
- one or more of glow-discharge sputtering, ion milling, reactive ion etching (RIE), reactive ion beam etching (RIBE), plasma etching, point plasma etching, magnetic ion etching, magnetically enhanced reactive ion etching, plasma enhanced reactive ion etching, electron cyclotron resonance and high-density plasma etching may be used to form openings (e.g., capacitor container portions 22 b ) in second structural layer 26 which provide access to the top surface 25 a of first cover layer 25 .
- capacitor container portions 22 c are formed in the first cover layer 25 which substantially vertically align with, and may provide access to, the capacitor container portions 22 a in the first structural layer 20 .
- the capacitor container portions 22 c in the first cover layer 25 also align substantially vertically with the capacitor container portions 22 b in the second structural layer 26 .
- a continuous capacitor container 22 (or other opening) comprised of capacitor container portions 22 b, 22 c and 22 a may be formed through which access to the underlying areas of the semiconductor device structure, e.g., active areas (not shown) of semiconductor substrate 16 , may be provided.
- etching of the second structural layer 26 and the first cover layer 25 creates openings (e.g., capacitor container portions 22 b and 22 c, respectively) that provide access to capacitor container portions 22 a defined by the first structural layer 20 .
- the capacitor container portions 22 a, 22 b in the first structural layer 20 and the second structural layer 26 , respectively, as well as the container portion 22 c in the first cover layer 25 may be connected and a semiconductor device structure 10 having a capacitor container 22 (or other opening) therein with an increased aspect ratio may be formed. This process is schematically illustrated in FIGS. 3A-3D.
- Fabrication of the first structural layer 20 including a lowermost container portion 22 a of at least one capacitor container 22 etched therein, may be formed as described above and as shown in FIG. 2.
- the present discussion centers around formation of capacitor containers (or contact apertures), it will be understood and appreciated by those of ordinary skill in the art that the methods of the present invention may be used to form semiconductor device structures having etched openings therein for a variety of applications. All such uses of the present technology are intended to be within the scope of the present invention.
- a first cover layer 25 may be deposited on the top surface 20 a of the etched first structural layer 20 , as shown in FIG. 3A.
- the thickness of the first cover layer 25 may approximate the widths of the capacitor containers 22 so that little material of the first cover layer 25 protrudes into the capacitor container portions 22 a defined by the first structural layer 20 and yet the integrity of the first structural layer 20 may be substantially maintained during the stacked fabrication of subsequent structural layers, as more fully described below.
- the first cover layer 25 may be formed of any material,.the process conditions of which are controlled such that the material will not substantially conform to the top surface 20 a of the first structural layer 20 . Stated differently, the first cover layer 25 may remain substantially planar and not substantially protrude into the container portions 22 a defined by the first structural layer 20 .
- the first cover layer 25 may be formed from a high-density plasma (HDP) oxide, a low silane oxide (LSO), a PECVD oxide, an oxide deposited by use of tetraethylorthosilicate (TVOS), another silicon oxide, silicon nitride, or combinations thereof.
- HDP high-density plasma
- LSO low silane oxide
- PECVD oxide an oxide deposited by use of tetraethylorthosilicate
- TVOS tetraethylorthosilicate
- the first cover layer 25 may be formed by various methods known in the art.
- CVD chemical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- PVD physical vapor deposition
- FIGS. 4A and 4B show a portion of a semiconductor device structure 10 having a capacitor container 22 therein and a cover layer 25 formed in this manner.
- FIG. 4A and 4B each show a cross-section of an HDP oxide cover layer 25 deposited at low temperature on a capacitor container 22 , the semiconductor device structure 10 having a tungsten nitride (WN) bottom electrode 28 .
- FIG. 4A shows a cross section taken at a central location of the semiconductor substrate 16 .
- FIG. 4B shows a cross section taken at a notch of the semiconductor substrate 16 . The images clearly show that the first cover layer 25 covers only the top surface 23 of the capacitor container 22 and that the material thereof does not substantially protrude into the capacitor containers 22 .
- WN tungsten nitride
- the material of the first cover layer 25 is likely to protrude into the capacitor containers 22 to some extent.
- a cover layer 25 formed under process conditions as previously described is unlikely to spill into the capacitor containers 22 to a depth that exceeds the thickness of the cover layer 25 itself, such thickness represented in FIG. 3A as W.
- a second structural layer 26 formed of a BPSG matrix, or similar material, may be deposited on the top surface 25 a of the first cover layer 25 .
- Second structural layer 26 may be formed by various methods known in the art including, without limitation, chemical vapor deposition (CVD) and the like.
- a photoresist (not shown) may be applied to the top surface 26 a of the second structural layer 26 and patterned to form a photomask (not shown) through which the second structural layer 26 may be etched, as known in the art, to form capacitor container portions 22 b therein through which access to the top surface 25 a of-first cover layer 25 may be provided.
- This step is illustrated in FIG. 3C.
- the first cover layer 25 may be separately patterned using second structural layer 26 as a mask. Alternatively, the first cover layer 25 may not be separately patterned. In any event, the first cover layer 25 may be patterned such that access may be provided to the capacitor container portions 22 a defined by the first structural layer 20 . This step is shown in FIG. 3D.
- the etchant or etchants used to etch the second structural layer 26 and the first cover layer 25 are, of course, formulated to remove the material or materials of these layers and may do so with selectivity over the material or materials of the other layers or structures that will be exposed to such etchants. Such processes and etchants are known in the art.
- the second structural layer 26 and the first cover layer 25 may be etched using the same etchant such that the steps illustrated in FIGS. 3C and 3D occur substantially simultaneously.
- etchants selective for the various layers may be used such that steps 3 C and 3 D occur in a stepwise fashion, as illustrated. Examples of selective etchants and methods for using the same are disclosed in U.S. Pat. No. 6,117,791, which is hereby incorporated by this reference as if reproduced in its entirety herein.
- a photoresist may be used to form a photomask (not shown) that has an image substantially identical to that utilized to etch the capacitor container portions 22 a in the first structural layer 20
- etching of the second structural layer 26 and the first cover layer 25 creates openings therein (capacitor container portions 22 b, 22 c, respectively) which may provide access to the capacitor container portions 22 a defined by the first structural layer 20 .
- the result is a semiconductor device structure 10 having capacitor containers 22 with aspect ratios that may be increased substantially over those of a semiconductor device structure having only a single etched structural layer.
- the widths (or diameters) of the capacitor containers 22 may be substantially equal to the thickness of first cover layer 25 .
- This approximate equivalence may be useful for achieving an increased aspect ratio while still having little or no material of the first cover layer 25 protrude into the capacitor container portions 22 a.
- the material of the first cover layer 25 may enter the capacitor container portions 22 a defined by the first structural layer 20 to some extent, the depth of material inside the container portions 22 a should not exceed the thickness W of the first cover layer 25 .
- the depth of the material of first cover layer 25 inside of capacitor container portions 22 a should not exceed W.
- a maximum aspect ratio of about 7:1 may be achieved using known conventional etching techniques. Because both the second structural layer 26 and the first cover layer 25 must be etched to connect the capacitor container portions 22 b and 22 c, respectively, to the capacitor container portions 22 a defined by the first structural layer 20 , as must any material of the first cover layer 25 that has protruded into the container portions 22 a of the first structural layer 20 , the combination of the height of the second structural layer 26 , the thickness of the first cover layer 25 , and the depth that material of the first cover layer 25 extends into container portions 22 a cannot exceed H.
- capacitor containers 22 with a height of about 2H-W may be formed utilizing known conventional etching techniques and the layered fabrication methods of the present invention. Such a capacitor container 22 would have a height-to-width ratio of about 2H-W:W.
- a capacitor container 22 with an aspect ratio of 13:1 may be achieved by forming a second structural layer 26 atop the first structural layer 20 using the teachings of the present invention.
- a second structural layer 26 may be deposited directly atop the first structural-layer 20 by adjusting the process conditions thereof, as known in the art, to achieve poor conformity and poor step coverage employing a known deposition technology, such as those discussed above with regard to the deposition of the first cover layer 25 . If the process conditions of the second structural layer 26 are adjusted in this manner, the second structural layer 26 may be deposited directly onto the top surface 20 a of etched first structural layer 20 without the need for a first cover layer 25 , as the material of the second structural layer 26 would not substantially protrude into the capacitor container portions 22 a defined by first structural layer 20 .
- semiconductor device structures may be fabricated in fewer process steps than as described above in reference to FIGS. 3A-3D, as there would not be one or more separate cover layers 25 to be fabricated or etched. This embodiment is illustrated in FIGS. 3E-3G.
- integrated circuits such as DRAM semiconductor devices 10 typically include transistor gates 12 built on the surface 16 a of a semiconductor substrate 16 , e.g., a silicon (Si) wafer.
- semiconductor devices also typically include contact apertures 30 (not shown) formed through an insulating layer 18 (e.g., a BPSG layer) through which protective conductive plugs 11 may extend to electrically connect the digit lines and the source or drain regions of the transistors, as desired.
- contact apertures 30 may be formed to electrically connect digit lines with active device regions 14 of the semiconductor substrate 16 in the absence of conductive plugs 11 .
- the height of a semiconductor device structure is increased according to the teachings of the present invention, the heights of the contact apertures must similarly increase. However, due to the trend in the semiconductor industry of reduced die sizes, it may be desirable for this height increase to occur without increasing the widths (or diameters) of the contact apertures 30 .
- contact apertures 30 are typically etched, forming apertures with large height-to-width ratios is limited by conventional etching techniques, just as it was limited with regard to capacitor containers 22 .
- FIGS. 5-7 schematically illustrate various methods of forming semiconductor device structures, such as DRAM semiconductor devices, according to the methods of the present invention.
- a semiconductor substrate 16 e.g., a silicon (Si) wafer, having a plurality of active device regions 14 (or source/drain regions) which typically comprise conductively doped regions of the semiconductor substrate 16 is formed and covered with an insulating layer 18 , such as a borophosphosilicate glass (BPSG) layer, as previously described.
- semiconductor substrate 16 may also include conductive plugs 11 located between neighboring conductive structures 12 to protect the underlying active device regions 14 , as shown.
- a first structural layer 20 (e.g., a BPSG layer) may be deposited atop the insulating layer 18 .
- a photoresist layer (not shown) may be applied to the first structural layer 20 and patterned (i.e., selectively exposed and developed) to form a photomask (not shown).
- the first structural layer 20 may be etched to form a lowermost portion 30 a of a contact aperture 30 therein.
- Contact aperture portion 30 a may be patterned at a location in the first structural layer 20 such that it aligns substantially vertically with a conductive plug 11 , as shown, or an active device region 14 of the semiconductor substrate 16 , if desired, and provides access thereto. It will be understood by those of ordinary skill in the art that a portion of the insulating layer 18 may also be patterned such that the contact aperture portion 30 a may be exposed to the conductive plug 11 (or active substrate region, if desired). It is noted that fabrication of semiconductor devices having such structures is carried out with respect to multiple contact apertures 30 and multiple capacitor containers 22 substantially simultaneously. However, for sake of clarity, only one such contact aperture 30 and its relation to capacitor containers 22 on either side thereof is depicted in the figures.
- a first cover layer 25 (for example, an HDP oxide layer) may be deposited on the top surface 20 a of the first structural layer 20 to cover the top surface 31 of the contact aperture portion 30 a without substantially protruding into the contact aperture portion 30 a, as illustrated in FIG. 5B.
- First cover layer 25 may be formed substantially as discussed above with reference to FIG. 3B. It is noted that while FIGS. 5A-5J are not shown to scale, the width of contact aperture portion 30 a and the thickness of first cover layer 25 closely approximate one another, as previously discussed, with respect to the thickness of the first cover layer 25 and the width of the container portion 22 a depicted in FIG. 3B. Further, while not shown herein, it is likely that material from the first cover layer 25 will protrude into the contact aperture portions 30 a or other openings in the first structural layer 20 to some extent, as described above.
- the cover layer 25 may be patterned to form the container portion 22 c of one or more capacitor containers 22 . Such patterning may also be effected through first structural layer 20 . Again, it will be understood that a portion of insulating layer 18 may also be etched such that each capacitor container portion 22 a is exposed to a conductive plug 11 .
- the contact aperture portion 30 a remains substantially sealed during deposition and etching of the second structural layer 26 , as well as through the formation of the capacitors 32 , as more fully described below.
- a second structural layer 26 may subsequently be deposited on the top surface 25 a of the first cover layer 25 .
- the second structural layer 26 may be deposited by any of various methods known in the art including, without limitation, CVD and the like.
- the need for a first cover layer 25 may be eliminated by preventing the material of the second structural layer 26 from substantially protruding into the capacitor container portions 22 a, the deposition conditions of the second structural layer 26 being adjusted to achieve poor conformity and poor step coverage, as previously described.
- a photoresist layer (not shown) may be deposited on the top surface 26 a of the second structural layer 26 and patterned to form a photomask (not shown) and the second structural layer 26 may be patterned to form capacitor container portions 22 b therein.
- a photoresist (not shown) may be used that has an image substantially identical to that employed to pattern the first cover layer 25 , etching of the second structural layer 26 may provide access to the capacitor container portions 22 a defined by the first structural layer 20 . This step is shown in FIG. 5E. The result is a semiconductor device structure 10 having capacitor containers 22 therein with increased height-to-width ratios.
- capacitors 32 may be formed in each of the capacitor containers 22 by depositing a layer 33 of any suitable conductive material (e.g., a conductively doped hemispherical grain (HSG) polysilicon layer) on the interior sidewalls 24 of the container 22 , followed by deposition of a dielectric layer 34 and another conductive layer 35 , as known in the art.
- a photoresist layer (not shown) may be applied and patterned to form a photomask (not shown) on the top surface 26 a of the second structural layer 26 and the second structural layer 26 may be etched to form a contact aperture portion 30 b of at least one contact aperture 30 therein.
- the first cover layer 25 may be patterned using the same etchant, different etchants, or a combination of etchants, as previously described.
- a photoresist (not shown) is used and pattered to form a photomask (not shown) in this instance that has an image substantially identical to that utilized to form the contact aperture portion 30 a through first structural layer 20
- etching of the second structural layer 26 and the first cover layer 25 creates openings which provide access to the contact aperture portion 30 a. This step is illustrated in FIG. 5G.
- the result is a contact aperture 30 with an increased aspect ratio relative to that which previously could be achieved using conventional selective etching techniques.
- a second cover layer 36 may be deposited on top of etched second structural layer 26 to shield the capacitor container portions 22 c (not shown) formed in the first cover layer 25 from subsequent processes.
- the second cover layer 36 has a thickness which closely approximates the width of the capacitor containers 22 and the contact apertures 30 , as previously discussed.
- the second cover layer 36 may be formed of materials and using methods as previously described with regard to first cover layer 25 .
- a third structural layer 37 may then be deposited, for instance, by CVD, PVD, or the like, on the top surface 36 a of the second cover layer 36 , as shown in FIG. 5H.
- the third structural layer 37 may be etched as known in the art (e.g., by mask and etch processes) to form a contact aperture portion 30 d therein.
- the second cover layer 36 may also be etched using either the same etchant, a different etchant, or a combination of etchants, as previously described, to form contact aperture portion 30 e.
- a photoresist (not shown) may be used and patterned to form a photomask (not shown) that has an image substantially identical to that employed to pattern and etch the contact aperture portions 30 a, 30 b and 30 c, respectively, into the first structural layer 20 , the second structural layer 26 and the first cover layer 25 .
- this etching step provides access to the contact aperture portions 30 a and results in a contact aperture 30 having an even further increased aspect ratio. This step is-shown in FIG. 5I.
- a conductive metal such as tungsten
- a conventional metal 39 may be deposited atop a portion of the third structural layer 37 to electrically connect the conductive plug 38 and from which digit lines (not shown) are subsequently formed.
- Such processes are known to those of ordinary skill in the art and will not be further discussed herein.
- the conductive metal e.g., tungsten
- the conductive metal may be deposited in the contact aperture 30 in stepwise fashion as the various portions 30 a, 30 b, 30 c, 30 d, 30 e of the contact aperture 30 are patterned and etched. This method may be desirable if the processes of the memory capacitor will affect the stability of the contact apertures 30 as they exist in the system.
- a first structural layer 20 e.g., a BPSG layer
- a photoresist layer may be deposited on the top surface 20 a of the first structural layer 20 and patterned to form a photomask (not shown).
- the first structural layer 20 may be patterned to form a lowermost portion 30 a of at least one contact aperture 30 therein, as well as the lowermost portions 22 a of capacitor containers 22 on either side thereof.
- the contact aperture portion 30 a and the capacitor container portions 22 a may be etched at a location in the first structural layer 20 such that each aligns substantially vertically with an active device region 14 of the semiconductor substrate 16 (or a conductive plug 11 , if desired) and provides access thereto.
- a portion of the insulating layer 18 also may be patterned such that the lowermost portion 30 a of the contact aperture 30 and the lowermost portions 22 a of the capacitor containers 22 may be exposed to the respective conductive plugs 11 (or active device region 14 , if desired). It is again noted that fabrication of semiconductor device structures with such features is typically carried out with respect to multiple contact apertures 30 and multiple capacitor containers 22 substantially simultaneously. However, for the sake of clarity, only one such contact aperture 30 and its relation to capacitor containers 22 on either side thereof are depicted in the figures.
- a first cover layer 25 (e.g., an HDP oxide layer) may be deposited on the top surface 20 a of the etched first structural layer 20 as previously described, followed by deposition of a second structural layer 26 .
- the second structural layer 26 may be deposited on the top surface 25 a of the first cover layer 25 by any of various methods known in the art including, without limitation, CVD, PVD and the like. It is noted that while FIGS. 6A-6G are not shown to scale, the width of the contact aperture portion 30 a, the widths of the capacitor container portions 22 a and the thickness of the first cover layer 25 may closely approximate one another, as previously discussed.
- a photoresist layer (not shown) may be deposited on the top surface 26 a of the second structural layer 26 and patterned to form a photomask (not shown).
- the second structural layer 26 may then be etched (e.g., by conventional etching techniques) to form portions 22 b, 30 b of respective capacitor containers 22 and contact apertures 30 therein.
- First cover layer 25 may also be etched using the same etchant, different etchants, or a combination of etchants, as previously described, to form portions 22 c and 30 c of capacitor containers 22 and contact apertures 30 , respectively.
- etching of the second structural layer 26 and the first cover layer 25 provides access to the capacitor container portions 22 a and the contact aperture portions 30 a defined by the first structural layer 20 .
- the result is a semiconductor device structure having both a contact aperture 30 and capacitor containers 22 with increased aspect ratios, as shown in FIG. 6A.
- a second cover layer 36 may be deposited atop the surface 26 a of the second structural layer 26 using methods previously described.
- the second cover layer 36 may be formed of materials and by process conditions such that it has a low conformity and low step coverage similar to the first cover layer 25 .
- FIGS. 6B-6G are not shown to scale, the thickness of the second cover layer 36 may closely approximate the widths of the contact aperture 30 and the capacitor containers 22 , as previously discussed.
- the second cover layer 36 may be patterned to provide access to the capacitor container portions 22 a.
- a photoresist (not shown) may be used in this instance to form a photomask (not shown) which, along with a suitable etchant, provides the container portions 22 d in the second cover layer 36 at locations substantially vertical to the capacitor container portions 22 b while leaving the contact aperture portion 30 b substantially shielded.
- patterning of the second cover layer 36 provides access to the capacitor container portions 22 a, 22 b but not to the contact aperture portions 30 a, 30 b. This step is shown in FIG. 6C.
- capacitors 32 may be formed in each of the capacitor containers 22 by depositing a layer 33 of any suitable conductive material (e.g., a conductively doped hemispherical grain (HSG) polysilicon layer) on the interior sidewalls 24 of the capacitor containers 22 , followed by deposition of a dielectric layer 34 and another conductive layer 35 , as known in the art.
- a third structural layer 37 may be deposited on the top surface 36 a of the etched second cover layer 36 using any of various methods known in the art including, without limitation, CVD, PVD and the like. This step is illustrated in FIG. 6E.
- the third structural layer 37 may be etched to form contact aperture portion 30 d therein.
- second cover layer 36 may also be etched using the same etchant, different etchants, or a combination of etchants, as previously described.
- a photoresist (not shown) may be used and patterned to form a photomask (not shown) which provides an opening, which comprises a portion 30 d of the contact aperture 30 in the third structural layer 37 and a portion 30 e of the contact aperture 30 in second cover layer 36 at a location substantially vertical to contact aperture portions 30 a and 30 b.
- patterning of the third cover layer 37 and the second cover layer 36 provides access to the contact aperture portions 30 a, 30 b 30 c. This step is shown in FIG. 6F.
- a conductive metal such as tungsten, may be deposited into contact aperture 30 to form a conductive plug 38 and a conventional metal 39 may be deposited atop a portion of the third structural layer. 37 to electrically connect the conductive plug 38 and from which digit lines (not shown) are subsequently formed.
- a conductive metal such as tungsten
- the conductive metal e.g., tungsten
- the conductive metal may be deposited in the contact aperture 30 in stepwise fashion as the various portions 30 a, 30 b, 30 c, 30 d, 30 e of the contact aperture 30 are formed. This method may be employed where the subsequent processes for fabricating the capacitors 32 will affect the stability of the contact apertures 30 as they exist in the system.
- a first structural layer 20 (e.g., a BPSG layer) may be deposited on the top surface 18 a of an insulating layer 18 that surrounds the active device regions 14 of a semiconductor substrate 16 , as previously described.
- a photoresist layer (not shown) may be deposited on the top surface 20 a of the first structural layer 20 and patterned to form a photomask (not shown).
- the first structural layer 20 then may be etched to form a lowermost portion 30 a of at least one contact aperture 30 therein, as well as the lowermost portions 22 a of capacitor containers 22 on either side of contact aperture portion 30 a.
- Both the contact aperture portion 30 a and the capacitor container portions 22 a may be etched at locations in the first structural layer 20 such that each substantially aligns with a conductive plug 11 or an active device region 14 of the semiconductor substrate 16 , as desired, and provides access thereto. This is illustrated in FIG. 7A. It will be understood that a portion of the insulating layer 18 also may be patterned such that the contact aperture portion 30 a and capacitor container portions 22 a may be exposed to the conductive plug 11 (or active device region 14 , if desired). Further, it is again noted that fabrication of semiconductor device structures having such features is typically carried out with respect to multiple contact apertures 30 and multiple capacitor containers 22 substantially simultaneously. However, for the sake of clarity, only one such contact aperture portion 30 a and its relation to capacitor container portions 22 a on either side of the contact aperture portion 30 a are depicted in FIGS. 7A-7H.
- a first cover layer 25 (for example, an HDP oxide layer) may be deposited on the top surface 20 a of the etched first structural layer 20 , as previously described. It is noted that while FIGS. 7A-7H are not shown to scale, the width of contact aperture portion 30 a, the widths of capacitor container portions 22 a and the thickness of first cover layer 25 may closely approximate one another, as previously discussed.
- a second structural layer 26 may be deposited on the top surface 25 a of the first cover layer 25 by any of various methods known in the art, e.g., CVD.
- a photoresist layer (not shown) may be deposited on the top surface 26 a of the second structural layer 26 and patterned (e.g., by conventional etching techniques) to form a photomask (not shown) through which the capacitor container portions 22 b may be etched.
- the first cover layer 25 may also be etched using the same etchant, different etchants, or a combination of etchants, as previously described, to form container portions 22 c.
- a photoresist (not shown) may be used and patterned to form a photomask (not shown) that provides capacitor container portions 22 b oriented substantially vertical to capacitor container portions 22 a defined by the first structural layer 20 .
- etching of the second structural layer 26 and the first cover layer 25 provides access to the lowermost portions 22 a of the capacitor containers 22 .
- the result is capacitor containers 22 having increased aspect ratios. This is illustrated in FIG. 7C.
- capacitors 32 may be formed in each of the capacitor containers 22 by depositing a layer 33 of any suitable conductive material (e.g., a conductively doped hemispherical grain (HSG) polysilicon layer) on the interior sidewalls 24 of each capacitor container 22 , followed by deposition of a dielectric layer 34 and another conductive layer 35 , as known in the art.
- a different photoresist may be applied to the top surface 26 a of second structural layer 26 and patterned with an image that provides an opening in the second structural layer 26 that comprises an upper portion 30 b of the contact aperture 30 and provides access to the lowermost portion 30 a of the contact aperture 30 .
- first cover layer 25 may also be patterned to form contact aperture portion 30 c for access to contact aperture 30 to be effected. This may be accomplished by using the same etchant, different etchants, or a combination of etchants, as previously discussed. The result is a contact aperture 30 having an increased aspect ratio as shown in FIG. 7E.
- a second cover layer 36 may be deposited on the top surface 26 a of second structural layer 26 .
- the second cover layer 36 may be formed of materials and by process conditions such that it has a low conformity and low step coverage, similar to that of first cover layer 25 .
- FIGS. 7F-7H are not shown to scale, the thickness of the second cover layer 36 may closely approximate the widths of the contact aperture 30 and the capacitor containers 22 , as previously discussed.
- a third structural layer 37 may be deposited atop the second cover layer 36 , for instance, by CVD, PVD, or the like.
- a photoresist (not shown) may be used and patterned to form a photomask (not shown) through which an opening may be formed in the third structural layer 37 , which opening comprises another upper portion 30 d of the contact aperture 30 .
- the second cover layer 36 may also be etched using the same etchant, different etchants, or a combination of etchants, as previously described, to form portion 30 e of contact aperture 30 .
- a photoresist (not shown) may be utilized and patterned to form a photomask (not shown) that has an image substantially identical to that used to form the contact aperture portion 30 b in the second structural layer 26 and the contact aperture portion 30 c in the first cover layer 25 .
- patterning of the third structural layer 37 and the second cover layer 36 provides access to the lower portions 30 a, 30 b, 30 c of the contact aperture 30 .
- This step is illustrated in FIG. 7G.
- the result is a contact aperture 30 having an even further increased aspect ratio.
- a conductive metal such as tungsten
- the conductive metal may also be patterned to form digit lines (not shown) or another metal 39 may be deposited atop at least a portion of third structural layer 37 and patterned to form digit lines.
- Such processes are known to those of ordinary skill in the art and will not be discussed further herein.
- the conductive metal e.g., tungsten
- the conductive metal may be deposited in the contact aperture 30 in stepwise fashion as the various portions 30 a, 30 b, 30 c, 30 d, 30 e of the contact aperture 30 are formed. This method may be employed where the subsequent processes for fabricating the capacitor 32 will affect the stability of the contact apertures 30 .
- One potential difficulty in manufacturing contact apertures 30 , capacitor containers 22 and other semiconductor device structures having openings etched therein with increased aspect ratios according to the methods of the present invention is the alignment of the capacitor containers 22 , the contact apertures 30 , or other openings formed in the second (or third, etc.) structural layer 26 to those formed in the first (or second, etc.) structural layer 20 .
- the methods of the present invention may be self-aligning, which may ensure communication between the upper portions of the capacitor containers 22 and/or the upper portions of the contact apertures 30 and the lower portions of the capacitor containers 22 and/or contact apertures 30 .
- Self-aligned interconnection in accordance with teachings of the present invention may be effected by use of selective etch processes, for example, the use of etchants or etchant mixtures which remove silicon oxide over silicon nitride.
- a suitable material from which a self-aligned interconnection structure may be formed for a structural layer comprised of BPSG is silicon nitride because the necessary selective etch processes already exist in the semiconductor industry and are widely used. These processes are more fully described below.
- other materials may be used to facilitate self-aligned interconnection in accordance with the teachings of the present invention, depending upon the materials from which the structural layers themselves are formed.
- FIGS. 8A and 8B The process of forming a self-aligning interconnection structure in accordance with teachings of the present invention is described and illustrated in FIGS. 8A and 8B.
- a first structural layer 20 (FIGS. 3A-3D and 5 A- 7 H) having one or more capacitor containers 22 and/or contact apertures 30 therein is formed, as previously described.
- An exemplary structure having a structural layer 20 with a plurality of capacitor containers 22 etched therein is shown in FIG. 8A. It will be understood by those of ordinary skill in the art that the semiconductor device structures schematically illustrated herein may be of any conventional design, having all of the components and materials so associated.
- a layer 43 comprising a material (e.g., silicon nitride) that is removed at a slower rate than a material (e.g., silicon dioxide) of a next higher layer (not shown) is deposited on top of the structural layer 20 so as to partially, but not fully, cover the openings (e.g., capacitor containers 22 ) therein.
- An opening through layer 43 is located substantially vertically above each opening in the structural layer 20 and has a dimension small enough to substantially prevent material of a subsequently deposited, next-higher structural layer (not shown) from being introduced into the openings.
- cap-shaped nitride structures serve the functions of the first cover layer 25 or interlayer, as previously described.
- utilizing the present method alleviates the need to provide a separate cover layer atop a lower etched structural layer.
- Layer 43 may be deposited by any of various methods known in the art, including, without limitation, known PECVD nitride processes. Based upon the geometric limitations of structural layer 20 having one or more openings (e.g., capacitor containers 22 ) therein, process conditions may be controlled to produce a layer 43 so as to include nitride caps 44 , which reside on top of remaining portions of the structural layer 20 . Nitride caps 44 residing on opposite sides of an opening (e.g., capacitor container 22 ) of a structural layer 20 form a sort of funnel structure 46 , the apex of which points toward the center (represented in FIG. 8B as line C) of the openings etched in the structural layer 20 . This funnel structure 46 is shown by dashed line in FIG.
- the funnel structure 46 As the funnel structure 46 is formed in situ and determined by the position of the opening (e.g., capacitor container 22 or contact aperture 30 , as appropriate), the apex of the funnel structure 46 self-aligns toward the center of the opening. The funnel structure 46 will then facilitate alignment of openings formed in the next-higher structural layer (not shown) with those of the structural layer 20 , the next-higher structural layer being deposited on top of the nitride caps 44 using any of the methods previously described.
- an etching process selective to the nitride cap 44 may be used.
- the next-higher structural layer (not shown) may be etched with an etchant selective for the oxide material (e.g., BPSG) of the structural layer itself. This etchant will selectively stop at the nitride cap 44 .
- the nitride cap 44 may be etched with a different etchant (or combination of etchants) that is selective for the nitride cap 44 without over-etching of the structural layer.
- FIG. 9 The electron micrograph cross-sectional image shown in FIG. 9 illustrates the nitride cap 44 and funnel structures 46 on a semiconductor substrate 16 .
- the image clearly shows the concept described in FIG. 8B.
- the etchant stops at the nitride cap 44 .
- the etch process was not completed in the micrograph of FIG. 10, it can be clearly seen that the top and bottom container portions 22 b, 22 a are in substantial alignment.
- the upper capacitor container portions 22 b (and/or contact aperture portions 30 b ) and the bottom container portions 22 a (and/or contact aperture portions 30 a ) will become connected to form capacitor containers 22 (and/or contact apertures 30 ) having an increased aspect ratio.
- the teachings of the present invention offer a number of advantages over conventional technology.
- Second, the methods described herein are scalable. Stated another way, the smaller the openings (e.g., contact apertures, capacitor containers, or other openings), the more advantages the teachings of the present invention provide. Further, the method for self-alignment provides a large margin for the photolithography and etching processes to align two or more structural layers to create capacitor containers, contact apertures, or other openings in a semiconductor substrate having increased height-to-width ratios.
- the present invention is directed to fabrication of semiconductor devices having capacitor containers, contact apertures, or other recessed features with increased height-to-width ratios. Further, the present invention relates to methods of forming semiconductor device structures having capacitor containers, contact apertures, or other recessed features with increased aspect ratios. Still further, the present invention is directed to methods of aligning multilayered semiconductor device structures to create a structure having dimensions as close to the design requirements as possible.
Abstract
Semiconductor device structures and methods of making such structures that include one or more etched openings (e.g., capacitor containers and/or contact apertures) therein with increased height-to-width ratios are provided. The structures of the present invention are formed by successive layer deposition wherein conventional patterning techniques may be utilized in a stepwise fashion as the height of the structure is increased. Further provided is a self-aligning interconnection structure which may be used to substantially vertically align openings formed in successively deposited, vertically placed structural layers of a semiconductor device. The interconnection structure utilizes a cap-and-funnel model that self-aligns to the center plane of an opening in a first structural layer and also substantially prevents subsequently deposited material from entering the opening.
Description
- This application is a divisional of application Ser. No. 10/329,913, filed Dec. 26, 2002, pending.
- 1. Field of the Invention
- The present invention relates generally to the fabrication of semiconductor device structures. More particularly, the present invention relates to semiconductor device structures with capacitor containers, contact apertures, or other openings therein that have increased height-to-width ratios. Further, the present invention relates to methods of making semiconductor device structures having capacitor containers, contact apertures, or other openings therein with increased aspect ratios.
- 2. Background of the Related Art
- In computer semiconductor devices, such as dynamic random access memory (DRAM) semiconductor device modules, the memory capacitors typically are formed inside containers, such as phosphosilicate glass (PSG), borosilicate glass (BSG), or borophosphosilicate glass (BPSG) containers, through etching techniques. An exemplary partially fabricated
semiconductor device structure 10 is schematically illustrated in FIG. 1. Aconductive plug 11 located between neighboringconductive structures 12, such as transistor gate stacks, forms electrical contact with anactive device region 14 of asemiconductor substrate 16, e.g., a silicon (Si) wafer. A planarizedinsulating layer 18, such as a BPSG layer, surrounds theconductive structures 12. Theconductive plug 11 is formed within an opening through theinsulating layer 18. Astructural layer 20 having a height, H, overlies theinsulating layer 18 and may also be formed of BPSG or similar material. Acapacitor container 22 having a width W is formed in thestructural layer 20, generally by etching thestructural layer 20 through a photomask (not shown). Thecapacitor container 22 is a generally cylindrical cavity formed contiguous with the conductive plug 11 (or anactive device region 14 of the semiconductor substrate 16) and includessidewalls 24 that extend to an opening in theinsulating layer 18. - Typically, etching techniques include the depositing, masking and patterning of protective layers, such as photoresists (not shown), which act as templates and may be patterned to form photomasks (not shown) through which structures in the desired layer (e.g., structural layer20) of a semiconductor device structure may be defined. Wet etch or dry etch techniques may be employed to define semiconductor device structures. In contrast with wet etch techniques, techniques involving dry etch, including, without limitation, glow-discharge sputtering, ion milling, reactive ion etching (RIE), reactive ion beam etching (RIBE), plasma etching, point plasma etching, magnetic ion etching, magnetically enhanced reactive ion etching, plasma enhanced reactive ion etching, electron cyclotron resonance and high-density plasma etching, are capable of etching in a substantially anisotropic fashion. This means that the target area of a substrate is etched primarily in a substantially vertical direction relative to the exposed, or active, surface of the substrate. Thus, such dry etch techniques are capable of defining structures with substantially vertical sidewalls. Consequently, such dry etch techniques are capable of accurately reproducing the features of a photomask. Due to a trend in semiconductor fabrication processes toward decreased dimensions of structures on semiconductor devices, dry etching is often desirable for defining structures upon semiconductor device substrates.
- Concurrent with ever-decreasing die sizes, the width (or diameter) of capacitor containers must be reduced. However, DRAM capacitors of sufficient size to store and maintain the requisite amount of charge to permit the necessary refresh time must still be provided.
- Accordingly, it has been proposed to fabricate capacitor containers of dielectric materials having higher dielectric constants than materials typically utilized. However, a change in material would cause a substantial interference with existing semiconductor manufacturing processes and, thus, such solution is undesirable.
- As capacitance is a function of the surface area of the capacitor, tremendous efforts have been made in the semiconductor industry to maintain or increase the surface areas of capacitors, despite a decrease in the widths of capacitor containers. By increasing the surface area of the container, and thus an electrode associated therewith, capacitance charge may be maintained, or even increased, for a capacitor container having a reduced width. Typically, surface areas of capacitors are increased by the formation of an enhanced surface area layer, such as a hemispherical grain (HSG) polysilicon layer, on the interior surface of the capacitor container. The HSG polysilicon layer increases the surface area of the capacitor container due to the three-dimensional hemispherical configuration and convolutions of the silicon. While this technique creates a capacitor container with an increased surface area relative to a similarly sized capacitor container that is not lined with HSG polysilicon, surface area is still limited by the confines of the capacitor container structure. That is, an HSG polysilicon-lined capacitor container having a smaller width will have a lesser surface area than an HSG polysilicon-lined capacitor container having a larger width, assuming the two capacitor containers have a substantially equivalent height.
- A further approach to enhancing the total surface areas of capacitor containers involves modifying the geometrical layout of the containers. However, the usefulness of this technique is similarly limited by the confines of the capacitor container in that a particular geometrical layout in a capacitor container having a smaller width will have a lesser surface area than a similar geometrical layout in a capacitor container having a larger width and a substantially equivalent height.
- As surface area is a function not only of the width of the capacitor container but also of the height thereof, a decrease in width accompanied by a proportional increase in height theoretically would provide a capacitor container having identical surface area. However, there are limitations to forming a large height-to-width ratio using known etching techniques due to the limitations of selective etching. For instance, preservation of the surface underlying the etched layer may become compromised if the aspect ratio of the capacitor container is too great.
- As shown in FIG. 1 and previously described, integrated circuits, such as DRAM semiconductor device structures, typically include
transistor gates 12 formed on thesurface 16 a of thesemiconductor substrate 16. In addition tocapacitor containers 22, semiconductor device structures typically also include contact apertures (not shown) formed in thestructural layer 20, generally by etching thestructural layer 20. Likecapacitor containers 22, contact apertures are typically cylindrical cavities formed contiguous with a conductive plug 11 (or anactive device region 14 of the semiconductor substrate 16). Through these contact apertures, digit lines (not shown) can contact the source or drain regions (not shown) of the transistor formed in thesemiconductor substrate 16, as desired. - As is apparent, if the height of a
capacitor container 22 is increased to maintain the necessary capacitance, the height of the contact apertures (not shown) similarly must increase. However, due to reduced die sizes and increased feature densities, this height increase must occur without increasing the width (or diameter) of the contact aperture. However, as contact apertures typically are etched, formation of a large height-to-width ratio is limited by the limitations of selective etching, as previously described. - Based upon the above, the inventor has recognized that a semiconductor device structure and method for manufacturing such structure that has one or more capacitor containers, contact apertures, or other openings therein with increased height-to-width ratios over those which may be formed using conventional techniques would be desirable. Further, the inventor has recognized that a semiconductor device structure having one or more capacitor containers, contact apertures, or other openings therein with increased aspect ratios that is simple to manufacture and does not interfere significantly with existing manufacturing processes would be advantageous.
- The present invention includes semiconductor device structures and methods of making such structures that include one or more etched openings therein with increased height-to-width ratios, or aspect ratios. The structures of the present invention are formed by successive layer deposition wherein etching is affected, generally in a step-wise fashion, as the height of the semiconductor device structure is increased.
- The present invention further includes semiconductor device structures and methods of making such structures that include one or more capacitor containers, contact apertures, or other openings therein having increased aspect ratios. The semiconductor device structures are formed by stacking an interlayer or cover layer atop a first structural layer and, subsequently, stacking a second structural layer atop the cover layer. Stepwise etching of capacitor containers, contact apertures, or other openings in the first and second structural layers and the cover layer provides increased height-to-width ratios of the resultant capacitor containers, contact apertures, or other openings.
- Further, the present invention includes semiconductor device structures and methods of making such structures in which capacitor containers, contact apertures, or other openings having increased aspect ratios are formed by deposition of a second structural layer directly atop an etched first structural layer. Process conditions of the material of the second structural layer may be adjusted such that substantial non-conformity and low step coverage are achieved. Subsequent etching of the second structural layer results in semiconductor device structures with one or more capacitor containers, contact apertures, or other openings therein that have increased height-to-width ratios relative to those which may be formed using currently known techniques.
- Additionally, the present invention includes a method for self-aligning openings in substantially vertically stacked structural layers of a semiconductor device structure. Etching of the structural layers, generally in a stepwise fashion, may result in semiconductor device structures having openings therein with increased aspect ratios.
- Additional aspects of the invention, together with the advantages and novel features pertaining thereto, will be set forth in the description which follows and will also become readily apparent to those of ordinary skill in the art upon examination of the following and from the practice of the invention.
- In the accompanying drawings which form a part of the specification and are to be read in conjunction therewith:
- FIG. 1 is a schematic illustration of a prior art partially fabricated semiconductor device structure for use in integrated circuits such as DRAM semiconductor devices.
- FIG. 2 is a schematic illustration of a semiconductor device structure having a plurality of capacitor containers therein. The semiconductor substrate, conductive structure and insulating layer are not shown in detail for the sake of simplicity and ease of description. However, it will be understood by those of ordinary skill in the art that the semiconductor device structure schematically illustrated herein may be of any conventional design, having all the components and materials so associated.
- FIGS. 3A-3D schematically illustrate the formation of a semiconductor device structure having one or more capacitor containers therein with increased height-to-width ratios in accordance with an embodiment of the present invention.
- FIGS. 3E-3G schematically illustrate the formation of a semiconductor device structure having one or more capacitor containers therein with increased height-to-width ratios in accordance with another embodiment of the present invention.
- FIG. 4A is an electron micrograph of a semiconductor device structure in accordance with the teachings of the present invention taken in cross section at a central location of the semiconductor substrate. The electron micrograph illustrates that the cover layer generally remains on the surface of the structural layer and does not substantially fill the capacitor container.
- FIG. 4B is an electron micrograph of a semiconductor device structure in accordance with the present invention taken in cross section at a notch of the semiconductor substrate. The electron micrograph illustrates that the cover layer generally remains on the surface of the structural layer and does not substantially fill the capacitor container.
- FIGS. 5A-5J schematically illustrate an exemplary method for the formation of a semiconductor device structure having both a contact aperture and a plurality of capacitor containers therein with increased aspect ratios.
- FIGS. 6A-6G schematically illustrate another exemplary method for the formation of a semiconductor device structure having a contact aperture and a plurality of capacitor containers therein with increased aspect ratios.
- FIGS. 7A-7H schematically illustrate yet another exemplary method for forming a semiconductor device structure having both a contact aperture and a plurality of capacitor containers therein with increased height-to-width ratios.
- FIGS. 8A and 8B schematically illustrate a self-aligned interconnection structure and method of forming the same according to the teachings of the present invention.
- FIG. 9 is an electron micrograph of a semiconductor device structure taken in cross section that illustrates the nitride “cap” and “funnel” structures of a self-aligned interconnection structure according to the teachings of the present invention.
- FIG. 10 is an electron micrograph of a semiconductor device structure taken in cross section that illustrates the alignment of capacitor containers formed in stacked structural layers in accordance with the teachings of the present invention.
- The present invention is directed to semiconductor device structures and methods of making such structures that include one or more capacitor containers, contact apertures, or other openings therein with increased height-to-width ratios. The particular embodiments described herein are intended in all respects to be illustrative rather than restrictive. Alternative embodiments will become apparent to those of ordinary skill in the art to which the present invention pertains without departing from its scope.
- Referring initially to FIG. 2, an exemplary
semiconductor device structure 10 is shown. The semiconductor device structure of FIG. 2 includes a plurality ofcapacitor container portions 22 a formed in a firststructural layer 20, such as a phosphosilicate glass (PSG) layer, a borosilicate glass (BSG) layer, or a borophosphosilicate glass (BPSG) layer. Conventional techniques for forming a semiconductor device structure as depicted in FIG. 2 are known in the art and will not be further discussed herein. It will be understood that the semiconductor device structure shown in FIG. 2 further includes at least asemiconductor substrate 16,conductive structure 12 and insulatinglayer 18 underlying the illustrated portion of the structure, as discussed above in relation to FIG. 1. Such underlying structure is not depicted in FIGS. 2 and 3A-3G for the sake of convenience and ease of description.Capacitor container portions 22 a have a width (or diameter, as the capacitor container portions may be substantially cylindrical cavities as previously described), represented herein as W and firststructural layer 20 has a height represented herein as H. - Using known conventional etching techniques, a maximum height-to-width ratio of each
capacitor container portion 22 a (or other opening in the structural layer 20) of 7:1 may be achieved while maintaining the integrity of the surface underlying the etched layer and, accordingly, the accuracy of the photolithographic image. Thus, the ratio of height to width in FIG. 2 cannot exceed 7:1 using conventional etching techniques. The present invention teaches methods which may be used to overcome this limitation, i.e., for forming semiconductor device structures capable of having openings (e.g., capacitor containers 22) therein with aspect ratios greater than 7:1. - According to the present invention, narrow capacitor containers (i.e., those with increased height-to-width ratios) may be formed by successive deposition of layers. Multiple
structural layers 20, 26 (e.g., BPSG matrix layers) may be formed substantially vertically on top of one another by stacking a secondstructural layer 26 substantially vertically on top of an etched firststructural layer 20 and subsequently etching into the secondstructural layer 26 a pattern substantially identical to the pattern etched in the firststructural layer 20. As is evident, during and subsequent to deposition of the secondstructural layer 26, the integrity of the firststructural layer 20 should be substantially maintained. That is, any openings (e.g.,capacitor container portions 22 a) in the firststructural layer 20 should remain substantially devoid of any material therein and the firststructural layer 20 should not be damaged during and subsequent to deposition of the secondstructural layer 26. To achieve this result, athin cover layer 25, or interlayer, may be deposited on thetop surface 20 a of the etched firststructural layer 20 prior to deposition of the secondstructural layer 26 on top thereof. - The
first cover layer 25 may be deposited using various methods known in the art. By way of example and not limitation, chemical vapor deposition (CVD) techniques (such as plasma-enhanced chemical vapor deposition (PECVD)) or physical vapor deposition (PVD) techniques (such as sputtering) may be used to deposit thefirst cover layer 25. Thefirst cover layer 25 may be formed of a substantially nonconforming material having low step coverage such that it does not substantially spill into any openings (e.g.,capacitor container portions 22 a) in the firststructural layer 20 but, in effect, seals any openings in the firststructural layer 20 and substantially prevents the material of the second structural layer 26 (or any other material) from spilling into the openings. - Once the
first cover layer 25 has been deposited and seals the openings (e.g.,capacitor container portions 22 a) in the firststructural layer 20, the secondstructural layer 26 may be deposited on thetop surface 25 a of thefirst cover layer 25 using any of various methods known in the art, such as chemical vapor deposition (CVD), spin-on-glass (SOG), physical vapor deposition (PVD), e.g., such as sputtering, and the like. Subsequently, a photoresist layer (not shown) may be deposited on thetop surface 26 a of the secondstructural layer 26 and etched to form a photomask (not shown) through which the secondstructural layer 26 may be patterned, as known in the art. By way of example, and not limitation, one or more of glow-discharge sputtering, ion milling, reactive ion etching (RIE), reactive ion beam etching (RIBE), plasma etching, point plasma etching, magnetic ion etching, magnetically enhanced reactive ion etching, plasma enhanced reactive ion etching, electron cyclotron resonance and high-density plasma etching may be used to form openings (e.g.,capacitor container portions 22 b) in secondstructural layer 26 which provide access to thetop surface 25 a offirst cover layer 25. Utilizing the photoresist (not shown) applied to the secondstructural layer 26, a substantially equivalent pattern may be etched into thefirst cover layer 25 using the same etchant, different etchants, or a combination of etchants. Accordingly,capacitor container portions 22 c are formed in thefirst cover layer 25 which substantially vertically align with, and may provide access to, thecapacitor container portions 22 a in the firststructural layer 20. Thecapacitor container portions 22 c in thefirst cover layer 25 also align substantially vertically with thecapacitor container portions 22 b in the secondstructural layer 26. As such, a continuous capacitor container 22 (or other opening) comprised ofcapacitor container portions semiconductor substrate 16, may be provided. - As a photoresist (not shown) is used and patterned to form a photomask (not shown) that has an image substantially identical to that utilized to etch the first
structural layer 20, etching of the secondstructural layer 26 and thefirst cover layer 25 creates openings (e.g.,capacitor container portions capacitor container portions 22 a defined by the firststructural layer 20. Thus, thecapacitor container portions structural layer 20 and the secondstructural layer 26, respectively, as well as thecontainer portion 22 c in thefirst cover layer 25, may be connected and asemiconductor device structure 10 having a capacitor container 22 (or other opening) therein with an increased aspect ratio may be formed. This process is schematically illustrated in FIGS. 3A-3D. - Fabrication of the first
structural layer 20, including alowermost container portion 22 a of at least onecapacitor container 22 etched therein, may be formed as described above and as shown in FIG. 2. Although the present discussion centers around formation of capacitor containers (or contact apertures), it will be understood and appreciated by those of ordinary skill in the art that the methods of the present invention may be used to form semiconductor device structures having etched openings therein for a variety of applications. All such uses of the present technology are intended to be within the scope of the present invention. - After patterning of a photoresist (not shown) to form a photomask (not shown) and etching of the first
structural layer 20, afirst cover layer 25 may be deposited on thetop surface 20 a of the etched firststructural layer 20, as shown in FIG. 3A. The thickness of thefirst cover layer 25 may approximate the widths of thecapacitor containers 22 so that little material of thefirst cover layer 25 protrudes into thecapacitor container portions 22 a defined by the firststructural layer 20 and yet the integrity of the firststructural layer 20 may be substantially maintained during the stacked fabrication of subsequent structural layers, as more fully described below. Thefirst cover layer 25 may be formed of any material,.the process conditions of which are controlled such that the material will not substantially conform to thetop surface 20 a of the firststructural layer 20. Stated differently, thefirst cover layer 25 may remain substantially planar and not substantially protrude into thecontainer portions 22 a defined by the firststructural layer 20. By way of example and not limitation, thefirst cover layer 25 may be formed from a high-density plasma (HDP) oxide, a low silane oxide (LSO), a PECVD oxide, an oxide deposited by use of tetraethylorthosilicate (TVOS), another silicon oxide, silicon nitride, or combinations thereof. - The
first cover layer 25 may be formed by various methods known in the art. By way of example, and not limitation, chemical vapor deposition (CVD) techniques (such as plasma-enhanced chemical vapor deposition (PECVD)) or physical vapor deposition (PVD) techniques (such as sputtering) may be used to form thefirst cover layer 25 by adjusting the process conditions to achieve poor conformity and poor step coverage so that the deposited material of thefirst cover layer 25 grows only on thetop surface 20 a of the firststructural layer 20. FIGS. 4A and 4B show a portion of asemiconductor device structure 10 having acapacitor container 22 therein and acover layer 25 formed in this manner. FIGS. 4A and 4B each show a cross-section of an HDPoxide cover layer 25 deposited at low temperature on acapacitor container 22, thesemiconductor device structure 10 having a tungsten nitride (WN)bottom electrode 28. FIG. 4A shows a cross section taken at a central location of thesemiconductor substrate 16. FIG. 4B shows a cross section taken at a notch of thesemiconductor substrate 16. The images clearly show that thefirst cover layer 25 covers only thetop surface 23 of thecapacitor container 22 and that the material thereof does not substantially protrude into thecapacitor containers 22. - As is evident from FIG. 3A, the material of the
first cover layer 25 is likely to protrude into thecapacitor containers 22 to some extent. However, acover layer 25 formed under process conditions as previously described is unlikely to spill into thecapacitor containers 22 to a depth that exceeds the thickness of thecover layer 25 itself, such thickness represented in FIG. 3A as W. - As illustrated in FIG. 3B, after the
first cover layer 25 has been deposited atop thesurface 20 a of firststructural layer 20, a secondstructural layer 26, formed of a BPSG matrix, or similar material, may be deposited on thetop surface 25 a of thefirst cover layer 25. Secondstructural layer 26 may be formed by various methods known in the art including, without limitation, chemical vapor deposition (CVD) and the like. Subsequently, a photoresist (not shown) may be applied to thetop surface 26 a of the secondstructural layer 26 and patterned to form a photomask (not shown) through which the secondstructural layer 26 may be etched, as known in the art, to formcapacitor container portions 22 b therein through which access to thetop surface 25 a of-first cover layer 25 may be provided. This step is illustrated in FIG. 3C. - Subsequently, the
first cover layer 25 may be separately patterned using secondstructural layer 26 as a mask. Alternatively, thefirst cover layer 25 may not be separately patterned. In any event, thefirst cover layer 25 may be patterned such that access may be provided to thecapacitor container portions 22 a defined by the firststructural layer 20. This step is shown in FIG. 3D. - The etchant or etchants used to etch the second
structural layer 26 and thefirst cover layer 25 are, of course, formulated to remove the material or materials of these layers and may do so with selectivity over the material or materials of the other layers or structures that will be exposed to such etchants. Such processes and etchants are known in the art. The secondstructural layer 26 and thefirst cover layer 25 may be etched using the same etchant such that the steps illustrated in FIGS. 3C and 3D occur substantially simultaneously. Alternatively, etchants selective for the various layers may be used such that steps 3C and 3D occur in a stepwise fashion, as illustrated. Examples of selective etchants and methods for using the same are disclosed in U.S. Pat. No. 6,117,791, which is hereby incorporated by this reference as if reproduced in its entirety herein. - Because a photoresist (not shown) may be used to form a photomask (not shown) that has an image substantially identical to that utilized to etch the
capacitor container portions 22 a in the firststructural layer 20, etching of the secondstructural layer 26 and thefirst cover layer 25 creates openings therein (capacitor container portions capacitor container portions 22 a defined by the firststructural layer 20. The result is asemiconductor device structure 10 havingcapacitor containers 22 with aspect ratios that may be increased substantially over those of a semiconductor device structure having only a single etched structural layer. - As best seen in FIG. 3A, the widths (or diameters) of the
capacitor containers 22 may be substantially equal to the thickness offirst cover layer 25. This approximate equivalence may be useful for achieving an increased aspect ratio while still having little or no material of thefirst cover layer 25 protrude into thecapacitor container portions 22 a. Further, as mentioned above, while the material of thefirst cover layer 25 may enter thecapacitor container portions 22 a defined by the firststructural layer 20 to some extent, the depth of material inside thecontainer portions 22 a should not exceed the thickness W of thefirst cover layer 25. Thus, the depth of the material offirst cover layer 25 inside ofcapacitor container portions 22 a should not exceed W. - As previously mentioned, a maximum aspect ratio of about 7:1 may be achieved using known conventional etching techniques. Because both the second
structural layer 26 and thefirst cover layer 25 must be etched to connect thecapacitor container portions capacitor container portions 22 a defined by the firststructural layer 20, as must any material of thefirst cover layer 25 that has protruded into thecontainer portions 22 a of the firststructural layer 20, the combination of the height of the secondstructural layer 26, the thickness of thefirst cover layer 25, and the depth that material of thefirst cover layer 25 extends intocontainer portions 22 a cannot exceed H. Thus, assuming the thickness of thefirst cover layer 25 is about equal to the width W of thecapacitor container portions 22 a formed in firststructural layer 20, and that the material of thefirst cover layer 25 protrudes into thecontainer portions 22 a a distance of about W,capacitor containers 22 with a height of about 2H-W may be formed utilizing known conventional etching techniques and the layered fabrication methods of the present invention. Such acapacitor container 22 would have a height-to-width ratio of about 2H-W:W. Thus, for example, if W=1 and H=7 (the approximate maximum aspect ratio condition available using current etching techniques), acapacitor container 22 with an aspect ratio of 13:1 may be achieved by forming a secondstructural layer 26 atop the firststructural layer 20 using the teachings of the present invention. - As will be understood and appreciated by those of ordinary skill in the art, this technique theoretically could be repeated for an unlimited number of structural layers creating capacitor containers having very large aspect ratios. For instance, formation of a second cover layer and third structural layer would result in a maximum aspect ratio of 3H-2W:W or 19:1. Similarly, formation of a third cover layer and fourth structural layer would result in a maximum aspect ratio of 4H-3W:W or 25:1.
- In another embodiment, a second
structural layer 26 may be deposited directly atop the first structural-layer 20 by adjusting the process conditions thereof, as known in the art, to achieve poor conformity and poor step coverage employing a known deposition technology, such as those discussed above with regard to the deposition of thefirst cover layer 25. If the process conditions of the secondstructural layer 26 are adjusted in this manner, the secondstructural layer 26 may be deposited directly onto thetop surface 20 a of etched firststructural layer 20 without the need for afirst cover layer 25, as the material of the secondstructural layer 26 would not substantially protrude into thecapacitor container portions 22 a defined by firststructural layer 20. Using this alternative process, semiconductor device structures may be fabricated in fewer process steps than as described above in reference to FIGS. 3A-3D, as there would not be one or more separate cover layers 25 to be fabricated or etched. This embodiment is illustrated in FIGS. 3E-3G. - As previously discussed, and as shown in FIG. 1, integrated circuits, such as
DRAM semiconductor devices 10, typically includetransistor gates 12 built on thesurface 16 a of asemiconductor substrate 16, e.g., a silicon (Si) wafer. Accordingly, in addition tocapacitor containers 22, semiconductor devices also typically include contact apertures 30 (not shown) formed through an insulating layer 18 (e.g., a BPSG layer) through which protective conductive plugs 11 may extend to electrically connect the digit lines and the source or drain regions of the transistors, as desired. Alternatively,contact apertures 30 may be formed to electrically connect digit lines withactive device regions 14 of thesemiconductor substrate 16 in the absence of conductive plugs 11. - If the height of a semiconductor device structure is increased according to the teachings of the present invention, the heights of the contact apertures must similarly increase. However, due to the trend in the semiconductor industry of reduced die sizes, it may be desirable for this height increase to occur without increasing the widths (or diameters) of the
contact apertures 30. However, ascontact apertures 30 are typically etched, forming apertures with large height-to-width ratios is limited by conventional etching techniques, just as it was limited with regard tocapacitor containers 22. - The methods of the present invention may be employed to form
contact apertures 30 with increased aspect ratios as well as to formcapacitor containers 22, as previously described. In semiconductor device structures having bothcapacitor containers 22 andcontact apertures 30, it may be desirable to form such features simultaneously or in a stepwise fashion. FIGS. 5-7 schematically illustrate various methods of forming semiconductor device structures, such as DRAM semiconductor devices, according to the methods of the present invention. - In each of FIGS. 5-7, a
semiconductor substrate 16, e.g., a silicon (Si) wafer, having a plurality of active device regions 14 (or source/drain regions) which typically comprise conductively doped regions of thesemiconductor substrate 16 is formed and covered with an insulatinglayer 18, such as a borophosphosilicate glass (BPSG) layer, as previously described. If desired,semiconductor substrate 16 may also includeconductive plugs 11 located between neighboringconductive structures 12 to protect the underlyingactive device regions 14, as shown. - Referring now to FIG. 5A, in an exemplary method, a first structural layer20 (e.g., a BPSG layer) may be deposited atop the insulating
layer 18. Subsequently, a photoresist layer (not shown) may be applied to the firststructural layer 20 and patterned (i.e., selectively exposed and developed) to form a photomask (not shown). The firststructural layer 20 may be etched to form alowermost portion 30 a of acontact aperture 30 therein.Contact aperture portion 30 a may be patterned at a location in the firststructural layer 20 such that it aligns substantially vertically with aconductive plug 11, as shown, or anactive device region 14 of thesemiconductor substrate 16, if desired, and provides access thereto. It will be understood by those of ordinary skill in the art that a portion of the insulatinglayer 18 may also be patterned such that thecontact aperture portion 30 a may be exposed to the conductive plug 11 (or active substrate region, if desired). It is noted that fabrication of semiconductor devices having such structures is carried out with respect tomultiple contact apertures 30 andmultiple capacitor containers 22 substantially simultaneously. However, for sake of clarity, only onesuch contact aperture 30 and its relation tocapacitor containers 22 on either side thereof is depicted in the figures. - After forming the
lowermost portion 30 a ofcontact aperture 30, a first cover layer 25 (for example, an HDP oxide layer) may be deposited on thetop surface 20 a of the firststructural layer 20 to cover thetop surface 31 of thecontact aperture portion 30 a without substantially protruding into thecontact aperture portion 30 a, as illustrated in FIG. 5B.First cover layer 25 may be formed substantially as discussed above with reference to FIG. 3B. It is noted that while FIGS. 5A-5J are not shown to scale, the width ofcontact aperture portion 30 a and the thickness offirst cover layer 25 closely approximate one another, as previously discussed, with respect to the thickness of thefirst cover layer 25 and the width of thecontainer portion 22 a depicted in FIG. 3B. Further, while not shown herein, it is likely that material from thefirst cover layer 25 will protrude into thecontact aperture portions 30 a or other openings in the firststructural layer 20 to some extent, as described above. - Subsequent to application of the
first cover layer 25, thecover layer 25 may be patterned to form thecontainer portion 22 c of one ormore capacitor containers 22. Such patterning may also be effected through firststructural layer 20. Again, it will be understood that a portion of insulatinglayer 18 may also be etched such that eachcapacitor container portion 22 a is exposed to aconductive plug 11. By patterningcontact aperture 30 andcapacitor containers 22 in a stepwise fashion as shown in FIGS. 5A-5C, thecontact aperture portion 30 a remains substantially sealed during deposition and etching of the secondstructural layer 26, as well as through the formation of thecapacitors 32, as more fully described below. - As shown in FIG. 5D, a second
structural layer 26 may subsequently be deposited on thetop surface 25 a of thefirst cover layer 25. Again, the secondstructural layer 26 may be deposited by any of various methods known in the art including, without limitation, CVD and the like. Alternatively, the need for afirst cover layer 25 may be eliminated by preventing the material of the secondstructural layer 26 from substantially protruding into thecapacitor container portions 22 a, the deposition conditions of the secondstructural layer 26 being adjusted to achieve poor conformity and poor step coverage, as previously described. - Next, a photoresist layer (not shown) may be deposited on the
top surface 26 a of the secondstructural layer 26 and patterned to form a photomask (not shown) and the secondstructural layer 26 may be patterned to formcapacitor container portions 22 b therein. As a photoresist (not shown) may be used that has an image substantially identical to that employed to pattern thefirst cover layer 25, etching of the secondstructural layer 26 may provide access to thecapacitor container portions 22 a defined by the firststructural layer 20. This step is shown in FIG. 5E. The result is asemiconductor device structure 10 havingcapacitor containers 22 therein with increased height-to-width ratios. - Subsequently, as shown in FIG. 5F,
capacitors 32 may be formed in each of thecapacitor containers 22 by depositing alayer 33 of any suitable conductive material (e.g., a conductively doped hemispherical grain (HSG) polysilicon layer) on theinterior sidewalls 24 of thecontainer 22, followed by deposition of adielectric layer 34 and anotherconductive layer 35, as known in the art. Next, a photoresist layer (not shown) may be applied and patterned to form a photomask (not shown) on thetop surface 26 a of the secondstructural layer 26 and the secondstructural layer 26 may be etched to form acontact aperture portion 30 b of at least onecontact aperture 30 therein. Thefirst cover layer 25 may be patterned using the same etchant, different etchants, or a combination of etchants, as previously described. As a photoresist (not shown) is used and pattered to form a photomask (not shown) in this instance that has an image substantially identical to that utilized to form thecontact aperture portion 30 a through firststructural layer 20, etching of the secondstructural layer 26 and thefirst cover layer 25 creates openings which provide access to thecontact aperture portion 30 a. This step is illustrated in FIG. 5G. The result is acontact aperture 30 with an increased aspect ratio relative to that which previously could be achieved using conventional selective etching techniques. - Subsequently, a
second cover layer 36 may be deposited on top of etched secondstructural layer 26 to shield thecapacitor container portions 22 c (not shown) formed in thefirst cover layer 25 from subsequent processes. Again, while not shown to scale, it will be understood that thesecond cover layer 36 has a thickness which closely approximates the width of thecapacitor containers 22 and thecontact apertures 30, as previously discussed. Thesecond cover layer 36 may be formed of materials and using methods as previously described with regard tofirst cover layer 25. A thirdstructural layer 37 may then be deposited, for instance, by CVD, PVD, or the like, on thetop surface 36 a of thesecond cover layer 36, as shown in FIG. 5H. - Next, the third
structural layer 37 may be etched as known in the art (e.g., by mask and etch processes) to form acontact aperture portion 30 d therein. Thesecond cover layer 36 may also be etched using either the same etchant, a different etchant, or a combination of etchants, as previously described, to formcontact aperture portion 30 e. In this instance, a photoresist (not shown) may be used and patterned to form a photomask (not shown) that has an image substantially identical to that employed to pattern and etch thecontact aperture portions structural layer 20, the secondstructural layer 26 and thefirst cover layer 25. Thus, this etching step provides access to thecontact aperture portions 30 a and results in acontact aperture 30 having an even further increased aspect ratio. This step is-shown in FIG. 5I. - Finally, as shown in FIG. 5J, a conductive metal, such as tungsten, may be deposited into
contact aperture 30 to form aconductive plug 38 and aconventional metal 39 may be deposited atop a portion of the thirdstructural layer 37 to electrically connect theconductive plug 38 and from which digit lines (not shown) are subsequently formed. Such processes are known to those of ordinary skill in the art and will not be further discussed herein. - In another embodiment, the conductive metal, e.g., tungsten, may be deposited in the
contact aperture 30 in stepwise fashion as thevarious portions contact aperture 30 are patterned and etched. This method may be desirable if the processes of the memory capacitor will affect the stability of thecontact apertures 30 as they exist in the system. - Referring now to FIGS. 6A-6G, in another exemplary method of forming
semiconductor device structures 10 having bothcontact apertures 30 andcapacitor containers 22, a first structural layer 20 (e.g., a BPSG layer) may be initially deposited on thetop surface 18 a of an insulatinglayer 18 that surrounds theactive device regions 14 of asemiconductor substrate 16, as previously described. Subsequently, a photoresist layer (not shown) may be deposited on thetop surface 20 a of the firststructural layer 20 and patterned to form a photomask (not shown). The firststructural layer 20 may be patterned to form alowermost portion 30 a of at least onecontact aperture 30 therein, as well as thelowermost portions 22 a ofcapacitor containers 22 on either side thereof. Thecontact aperture portion 30 a and thecapacitor container portions 22 a may be etched at a location in the firststructural layer 20 such that each aligns substantially vertically with anactive device region 14 of the semiconductor substrate 16 (or aconductive plug 11, if desired) and provides access thereto. It wilt be understood by those of ordinary skill in the art that a portion of the insulatinglayer 18 also may be patterned such that thelowermost portion 30 a of thecontact aperture 30 and thelowermost portions 22 a of thecapacitor containers 22 may be exposed to the respective conductive plugs 11 (oractive device region 14, if desired). It is again noted that fabrication of semiconductor device structures with such features is typically carried out with respect tomultiple contact apertures 30 andmultiple capacitor containers 22 substantially simultaneously. However, for the sake of clarity, only onesuch contact aperture 30 and its relation tocapacitor containers 22 on either side thereof are depicted in the figures. - After forming the
lowermost portion 30 a of thecontact aperture 30 and thelowermost portions 22 a of thecapacitor containers 22, a first cover layer 25 (e.g., an HDP oxide layer) may be deposited on thetop surface 20 a of the etched firststructural layer 20 as previously described, followed by deposition of a secondstructural layer 26. The secondstructural layer 26 may be deposited on thetop surface 25 a of thefirst cover layer 25 by any of various methods known in the art including, without limitation, CVD, PVD and the like. It is noted that while FIGS. 6A-6G are not shown to scale, the width of thecontact aperture portion 30 a, the widths of thecapacitor container portions 22 a and the thickness of thefirst cover layer 25 may closely approximate one another, as previously discussed. - Next, a photoresist layer (not shown) may be deposited on the
top surface 26 a of the secondstructural layer 26 and patterned to form a photomask (not shown). The secondstructural layer 26 may then be etched (e.g., by conventional etching techniques) to formportions respective capacitor containers 22 andcontact apertures 30 therein.First cover layer 25 may also be etched using the same etchant, different etchants, or a combination of etchants, as previously described, to formportions capacitor containers 22 andcontact apertures 30, respectively. As a photoresist (not shown) is used and patterned to form a photomask (not shown) that has an image substantially identical to that utilized to pattern the firststructural layer 20, etching of the secondstructural layer 26 and thefirst cover layer 25 provides access to thecapacitor container portions 22 a and thecontact aperture portions 30 a defined by the firststructural layer 20. The result is a semiconductor device structure having both acontact aperture 30 andcapacitor containers 22 with increased aspect ratios, as shown in FIG. 6A. - Subsequently, as shown in FIG. 6B, a
second cover layer 36 may be deposited atop thesurface 26 a of the secondstructural layer 26 using methods previously described. Thesecond cover layer 36 may be formed of materials and by process conditions such that it has a low conformity and low step coverage similar to thefirst cover layer 25. Again, it will be understood that while FIGS. 6B-6G are not shown to scale, the thickness of thesecond cover layer 36 may closely approximate the widths of thecontact aperture 30 and thecapacitor containers 22, as previously discussed. - Subsequent to deposition of the
second cover layer 36, thesecond cover layer 36 may be patterned to provide access to thecapacitor container portions 22 a. A photoresist (not shown) may be used in this instance to form a photomask (not shown) which, along with a suitable etchant, provides thecontainer portions 22 d in thesecond cover layer 36 at locations substantially vertical to thecapacitor container portions 22 b while leaving thecontact aperture portion 30 b substantially shielded. Thus, patterning of thesecond cover layer 36 provides access to thecapacitor container portions contact aperture portions - Next, as shown in FIG. 6D,
capacitors 32 may be formed in each of thecapacitor containers 22 by depositing alayer 33 of any suitable conductive material (e.g., a conductively doped hemispherical grain (HSG) polysilicon layer) on theinterior sidewalls 24 of thecapacitor containers 22, followed by deposition of adielectric layer 34 and anotherconductive layer 35, as known in the art. Subsequently, a thirdstructural layer 37 may be deposited on thetop surface 36 a of the etchedsecond cover layer 36 using any of various methods known in the art including, without limitation, CVD, PVD and the like. This step is illustrated in FIG. 6E. - Subsequently, the third
structural layer 37 may be etched to formcontact aperture portion 30 d therein. Though a separate photomask may not be used,second cover layer 36 may also be etched using the same etchant, different etchants, or a combination of etchants, as previously described. In this instance, a photoresist (not shown) may be used and patterned to form a photomask (not shown) which provides an opening, which comprises aportion 30 d of thecontact aperture 30 in the thirdstructural layer 37 and aportion 30 e of thecontact aperture 30 insecond cover layer 36 at a location substantially vertical to contactaperture portions third cover layer 37 and thesecond cover layer 36 provides access to thecontact aperture portions b 30 c. This step is shown in FIG. 6F. - Finally, as shown in FIG. 6G, a conductive metal, such as tungsten, may be deposited into
contact aperture 30 to form aconductive plug 38 and aconventional metal 39 may be deposited atop a portion of the third structural layer. 37 to electrically connect theconductive plug 38 and from which digit lines (not shown) are subsequently formed. Such processes are known to those of ordinary skill in the art and will not be further discussed herein. - In an alternative embodiment, the conductive metal, e.g., tungsten, may be deposited in the
contact aperture 30 in stepwise fashion as thevarious portions contact aperture 30 are formed. This method may be employed where the subsequent processes for fabricating thecapacitors 32 will affect the stability of thecontact apertures 30 as they exist in the system. - In yet another method of forming
semiconductor device structures 10 having bothcontact apertures 30 andcapacitor containers 22, a first structural layer 20 (e.g., a BPSG layer) may be deposited on thetop surface 18 a of an insulatinglayer 18 that surrounds theactive device regions 14 of asemiconductor substrate 16, as previously described. Subsequently, a photoresist layer (not shown) may be deposited on thetop surface 20 a of the firststructural layer 20 and patterned to form a photomask (not shown). The firststructural layer 20 then may be etched to form alowermost portion 30 a of at least onecontact aperture 30 therein, as well as thelowermost portions 22 a ofcapacitor containers 22 on either side ofcontact aperture portion 30 a. Both thecontact aperture portion 30 a and thecapacitor container portions 22 a may be etched at locations in the firststructural layer 20 such that each substantially aligns with aconductive plug 11 or anactive device region 14 of thesemiconductor substrate 16, as desired, and provides access thereto. This is illustrated in FIG. 7A. It will be understood that a portion of the insulatinglayer 18 also may be patterned such that thecontact aperture portion 30 a andcapacitor container portions 22 a may be exposed to the conductive plug 11 (oractive device region 14, if desired). Further, it is again noted that fabrication of semiconductor device structures having such features is typically carried out with respect tomultiple contact apertures 30 andmultiple capacitor containers 22 substantially simultaneously. However, for the sake of clarity, only one suchcontact aperture portion 30 a and its relation tocapacitor container portions 22 a on either side of thecontact aperture portion 30 a are depicted in FIGS. 7A-7H. - As illustrated in FIG. 7B, subsequent to forming the
contact aperture portion 30 a and thecapacitor container portions 22 a, a first cover layer 25 (for example, an HDP oxide layer) may be deposited on thetop surface 20 a of the etched firststructural layer 20, as previously described. It is noted that while FIGS. 7A-7H are not shown to scale, the width ofcontact aperture portion 30 a, the widths ofcapacitor container portions 22 a and the thickness offirst cover layer 25 may closely approximate one another, as previously discussed. - Subsequently, a second
structural layer 26 may be deposited on thetop surface 25 a of thefirst cover layer 25 by any of various methods known in the art, e.g., CVD. Next, a photoresist layer (not shown) may be deposited on thetop surface 26 a of the secondstructural layer 26 and patterned (e.g., by conventional etching techniques) to form a photomask (not shown) through which thecapacitor container portions 22 b may be etched. Thefirst cover layer 25 may also be etched using the same etchant, different etchants, or a combination of etchants, as previously described, to formcontainer portions 22 c. In this instance, a photoresist (not shown) may be used and patterned to form a photomask (not shown) that providescapacitor container portions 22 b oriented substantially vertical tocapacitor container portions 22 a defined by the firststructural layer 20. Thus, etching of the secondstructural layer 26 and thefirst cover layer 25 provides access to thelowermost portions 22 a of thecapacitor containers 22. The result iscapacitor containers 22 having increased aspect ratios. This is illustrated in FIG. 7C. - Subsequently, as shown in FIG. 7D,
capacitors 32 may be formed in each of thecapacitor containers 22 by depositing alayer 33 of any suitable conductive material (e.g., a conductively doped hemispherical grain (HSG) polysilicon layer) on theinterior sidewalls 24 of eachcapacitor container 22, followed by deposition of adielectric layer 34 and anotherconductive layer 35, as known in the art. Subsequently, a different photoresist may be applied to thetop surface 26 a of secondstructural layer 26 and patterned with an image that provides an opening in the secondstructural layer 26 that comprises anupper portion 30 b of thecontact aperture 30 and provides access to thelowermost portion 30 a of thecontact aperture 30. It will be understood thatfirst cover layer 25 may also be patterned to formcontact aperture portion 30 c for access to contactaperture 30 to be effected. This may be accomplished by using the same etchant, different etchants, or a combination of etchants, as previously discussed. The result is acontact aperture 30 having an increased aspect ratio as shown in FIG. 7E. - Next, as shown in FIG. 7F, a
second cover layer 36 may be deposited on thetop surface 26 a of secondstructural layer 26. Thesecond cover layer 36 may be formed of materials and by process conditions such that it has a low conformity and low step coverage, similar to that offirst cover layer 25. Again, it will be understood that while FIGS. 7F-7H are not shown to scale, the thickness of thesecond cover layer 36 may closely approximate the widths of thecontact aperture 30 and thecapacitor containers 22, as previously discussed. - Subsequently, a third
structural layer 37 may be deposited atop thesecond cover layer 36, for instance, by CVD, PVD, or the like. A photoresist (not shown) may be used and patterned to form a photomask (not shown) through which an opening may be formed in the thirdstructural layer 37, which opening comprises anotherupper portion 30 d of thecontact aperture 30. Thesecond cover layer 36 may also be etched using the same etchant, different etchants, or a combination of etchants, as previously described, to formportion 30 e ofcontact aperture 30. In this instance, a photoresist (not shown) may be utilized and patterned to form a photomask (not shown) that has an image substantially identical to that used to form thecontact aperture portion 30 b in the secondstructural layer 26 and thecontact aperture portion 30 c in thefirst cover layer 25. Thus, patterning of the thirdstructural layer 37 and thesecond cover layer 36 provides access to thelower portions contact aperture 30. This step is illustrated in FIG. 7G. The result is acontact aperture 30 having an even further increased aspect ratio. - Subsequently, as shown in FIG. 7H, a conductive metal, such as tungsten, may be deposited at least into
contact aperture 30 to form aconductive plug 38 therein. The conductive metal may also be patterned to form digit lines (not shown) or anothermetal 39 may be deposited atop at least a portion of thirdstructural layer 37 and patterned to form digit lines. Such processes are known to those of ordinary skill in the art and will not be discussed further herein. - In an alternative embodiment, the conductive metal, e.g., tungsten, may be deposited in the
contact aperture 30 in stepwise fashion as thevarious portions contact aperture 30 are formed. This method may be employed where the subsequent processes for fabricating thecapacitor 32 will affect the stability of thecontact apertures 30. - One potential difficulty in
manufacturing contact apertures 30,capacitor containers 22 and other semiconductor device structures having openings etched therein with increased aspect ratios according to the methods of the present invention is the alignment of thecapacitor containers 22, thecontact apertures 30, or other openings formed in the second (or third, etc.)structural layer 26 to those formed in the first (or second, etc.)structural layer 20. In order to minimize offset of the alignment in the photolithography and etching procedures, the methods of the present invention may be self-aligning, which may ensure communication between the upper portions of thecapacitor containers 22 and/or the upper portions of thecontact apertures 30 and the lower portions of thecapacitor containers 22 and/orcontact apertures 30. - Self-aligned interconnection in accordance with teachings of the present invention may be effected by use of selective etch processes, for example, the use of etchants or etchant mixtures which remove silicon oxide over silicon nitride. For this reason, a suitable material from which a self-aligned interconnection structure may be formed for a structural layer comprised of BPSG is silicon nitride because the necessary selective etch processes already exist in the semiconductor industry and are widely used. These processes are more fully described below. As will be understood and appreciated by those of ordinary skill in the art, other materials may be used to facilitate self-aligned interconnection in accordance with the teachings of the present invention, depending upon the materials from which the structural layers themselves are formed.
- The process of forming a self-aligning interconnection structure in accordance with teachings of the present invention is described and illustrated in FIGS. 8A and 8B. Initially, a first structural layer20 (FIGS. 3A-3D and 5A-7H) having one or
more capacitor containers 22 and/orcontact apertures 30 therein is formed, as previously described. An exemplary structure having astructural layer 20 with a plurality ofcapacitor containers 22 etched therein is shown in FIG. 8A. It will be understood by those of ordinary skill in the art that the semiconductor device structures schematically illustrated herein may be of any conventional design, having all of the components and materials so associated. - Subsequently, as shown in FIG. 8B, a
layer 43 comprising a material (e.g., silicon nitride) that is removed at a slower rate than a material (e.g., silicon dioxide) of a next higher layer (not shown) is deposited on top of thestructural layer 20 so as to partially, but not fully, cover the openings (e.g., capacitor containers 22) therein. An opening throughlayer 43 is located substantially vertically above each opening in thestructural layer 20 and has a dimension small enough to substantially prevent material of a subsequently deposited, next-higher structural layer (not shown) from being introduced into the openings. Thus, cap-shaped nitride structures, referred to herein as nitride caps 44, serve the functions of thefirst cover layer 25 or interlayer, as previously described. As such, utilizing the present method alleviates the need to provide a separate cover layer atop a lower etched structural layer. -
Layer 43 may be deposited by any of various methods known in the art, including, without limitation, known PECVD nitride processes. Based upon the geometric limitations ofstructural layer 20 having one or more openings (e.g., capacitor containers 22) therein, process conditions may be controlled to produce alayer 43 so as to include nitride caps 44, which reside on top of remaining portions of thestructural layer 20. Nitride caps 44 residing on opposite sides of an opening (e.g., capacitor container 22) of astructural layer 20 form a sort offunnel structure 46, the apex of which points toward the center (represented in FIG. 8B as line C) of the openings etched in thestructural layer 20. Thisfunnel structure 46 is shown by dashed line in FIG. 8B. As thefunnel structure 46 is formed in situ and determined by the position of the opening (e.g.,capacitor container 22 orcontact aperture 30, as appropriate), the apex of thefunnel structure 46 self-aligns toward the center of the opening. Thefunnel structure 46 will then facilitate alignment of openings formed in the next-higher structural layer (not shown) with those of thestructural layer 20, the next-higher structural layer being deposited on top of the nitride caps 44 using any of the methods previously described. - To achieve a structure having openings (e.g.,
capacitor containers 22,contact apertures 30, or other openings) with increased aspect ratios, an etching process selective to thenitride cap 44 may be used. In a first step, the next-higher structural layer (not shown) may be etched with an etchant selective for the oxide material (e.g., BPSG) of the structural layer itself. This etchant will selectively stop at thenitride cap 44. Subsequently, in a second step, thenitride cap 44 may be etched with a different etchant (or combination of etchants) that is selective for thenitride cap 44 without over-etching of the structural layer. - The electron micrograph cross-sectional image shown in FIG. 9 illustrates the
nitride cap 44 and funnelstructures 46 on asemiconductor substrate 16. The image clearly shows the concept described in FIG. 8B. Further, as shown in FIG. 10, when a second etch is performed to form the next-higher layer of openings (e.g.,capacitor containers 22 orcontact apertures 30, as appropriate), the etchant stops at thenitride cap 44. Although the etch process was not completed in the micrograph of FIG. 10, it can be clearly seen that the top andbottom container portions nitride cap 44, the uppercapacitor container portions 22 b (and/orcontact aperture portions 30 b) and thebottom container portions 22 a (and/orcontact aperture portions 30 a) will become connected to form capacitor containers 22 (and/or contact apertures 30) having an increased aspect ratio. - Carried out as previously described, the teachings of the present invention offer a number of advantages over conventional technology. First, decreasing die sizes and the limitations of current etch technology will no longer limit the widths of capacitor containers, contact apertures, or other openings in semiconductor substrates. Accordingly, adequate capacitance may still be achieved despite a reduction in the widths of such openings. Second, the methods described herein are scalable. Stated another way, the smaller the openings (e.g., contact apertures, capacitor containers, or other openings), the more advantages the teachings of the present invention provide. Further, the method for self-alignment provides a large margin for the photolithography and etching processes to align two or more structural layers to create capacitor containers, contact apertures, or other openings in a semiconductor substrate having increased height-to-width ratios.
- In conclusion, the present invention is directed to fabrication of semiconductor devices having capacitor containers, contact apertures, or other recessed features with increased height-to-width ratios. Further, the present invention relates to methods of forming semiconductor device structures having capacitor containers, contact apertures, or other recessed features with increased aspect ratios. Still further, the present invention is directed to methods of aligning multilayered semiconductor device structures to create a structure having dimensions as close to the design requirements as possible.
- The present invention has been described in relation to particular embodiments that are intended in all respects to be illustrative rather than restrictive. Alternative embodiments will become apparent to those skilled in the art to which the present invention pertains without departing from its scope.
Claims (11)
1. A semiconductor structure comprising:
a first structural layer positioned on an active surface of a semiconductor substrate, said first structural layer having a first substantially vertical opening portion therein; and
a second structural layer positioned substantially vertically above said first structural layer, said second structural layer having a second substantially vertical opening portion therein;
wherein said first opening portion and said second opening portion are in substantial vertical alignment to form a contiguous opening in said semiconductor structure, said contiguous opening having a height-to-width ratio in excess of 7:1.
2. The semiconductor structure of claim 1 , wherein said first structural layer is in contact with at least one of an active device region and a conductive plug formed on said semiconductor substrate.
3. The semiconductor structure of claim 1 , wherein said first structural layer comprises at least one of a phosphosilicate glass structural layer, a borosilicate glass structural layer, and a borophosphosilicate glass structural layer.
4. The semiconductor structure of claim 1 , wherein said second structural layer comprises at least one of a phosphosilicate glass structural layer, a borosilicate glass structural layer, and a borophosphosilicate glass structural layer.
5. The semiconductor structure of claim 1 , wherein said contiguous opening, comprises at least one of a contact aperture and a capacitor container.
6. The semiconductor structure of claim 1 , further comprising:
a cover layer positioned substantially vertically above said first structural layer and substantially
vertically below said second structural layer, said cover layer having a substantially vertical connecting opening portion therein;
wherein said connecting opening portion is in substantial vertical alignment with said first opening portion and said second opening portion to form said contiguous opening in said semiconductor structure.
7. The semiconductor structure of claim 6 , wherein a combination of said second opening portion and said connecting opening portion forms a combined opening portion having a maximum height-to-width ratio of 7:1.
8. The semiconductor structure of claim 6 , wherein said cover layer has a height which is substantially equivalent to a width of said contiguous opening.
9. The semiconductor structure of claim 6 , wherein said cover layer comprises at least one of a high-density plasma oxide cover layer, a low silane oxide cover layer, a plasma-enhanced chemical vapor deposition oxide cover layer, an oxide layer grown from tetraethylorthosilicate, a silicon nitride cover layer, and a silicon oxide cover layer.
10. The semiconductor structure of claim 6 , wherein said cover layer comprises a self-aligning interconnection structure that facilitates substantially vertical alignment of said first opening portion and said second opening portion.
11. A structure for a semiconductor device having at least one substantially vertical opening therein, said substantially vertical opening having a height-to-width ratio in excess of 7:1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/767,933 US20040183117A1 (en) | 2002-12-26 | 2004-01-28 | Semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/329,913 US6812150B2 (en) | 2002-12-26 | 2002-12-26 | Methods for making semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
US10/767,933 US20040183117A1 (en) | 2002-12-26 | 2004-01-28 | Semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/329,913 Division US6812150B2 (en) | 2002-12-26 | 2002-12-26 | Methods for making semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040183117A1 true US20040183117A1 (en) | 2004-09-23 |
Family
ID=32654395
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/329,913 Expired - Lifetime US6812150B2 (en) | 2002-12-26 | 2002-12-26 | Methods for making semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
US10/767,933 Abandoned US20040183117A1 (en) | 2002-12-26 | 2004-01-28 | Semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
US10/916,888 Expired - Lifetime US6927170B2 (en) | 2002-12-26 | 2004-08-11 | Methods for making semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/329,913 Expired - Lifetime US6812150B2 (en) | 2002-12-26 | 2002-12-26 | Methods for making semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/916,888 Expired - Lifetime US6927170B2 (en) | 2002-12-26 | 2004-08-11 | Methods for making semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
Country Status (1)
Country | Link |
---|---|
US (3) | US6812150B2 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5651855A (en) * | 1992-07-28 | 1997-07-29 | Micron Technology, Inc. | Method of making self aligned contacts to silicon substrates during the manufacture of integrated circuits |
JP4205734B2 (en) * | 2006-05-25 | 2009-01-07 | エルピーダメモリ株式会社 | Manufacturing method of semiconductor device |
EP1914801A1 (en) * | 2006-10-17 | 2008-04-23 | STMicroeletronics Crolles 2 SAS | DRAM manufacturing |
US7919800B2 (en) | 2007-02-26 | 2011-04-05 | Micron Technology, Inc. | Capacitor-less memory cells and cell arrays |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US8753974B2 (en) * | 2007-06-20 | 2014-06-17 | Micron Technology, Inc. | Charge dissipation of cavities |
US7682924B2 (en) | 2007-08-13 | 2010-03-23 | Micron Technology, Inc. | Methods of forming a plurality of capacitors |
US8388851B2 (en) | 2008-01-08 | 2013-03-05 | Micron Technology, Inc. | Capacitor forming methods |
US8274777B2 (en) | 2008-04-08 | 2012-09-25 | Micron Technology, Inc. | High aspect ratio openings |
US7759193B2 (en) | 2008-07-09 | 2010-07-20 | Micron Technology, Inc. | Methods of forming a plurality of capacitors |
US7936583B2 (en) | 2008-10-30 | 2011-05-03 | Seagate Technology Llc | Variable resistive memory punchthrough access method |
JP5404331B2 (en) * | 2008-12-17 | 2014-01-29 | キヤノン株式会社 | Ink jet recording head, recording element substrate, method for manufacturing ink jet recording head, and method for manufacturing recording element substrate |
US8518788B2 (en) | 2010-08-11 | 2013-08-27 | Micron Technology, Inc. | Methods of forming a plurality of capacitors |
US9076680B2 (en) | 2011-10-18 | 2015-07-07 | Micron Technology, Inc. | Integrated circuitry, methods of forming capacitors, and methods of forming integrated circuitry comprising an array of capacitors and circuitry peripheral to the array |
US8946043B2 (en) | 2011-12-21 | 2015-02-03 | Micron Technology, Inc. | Methods of forming capacitors |
US8652926B1 (en) | 2012-07-26 | 2014-02-18 | Micron Technology, Inc. | Methods of forming capacitors |
Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5459345A (en) * | 1993-06-28 | 1995-10-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device high dielectric capacitor with narrow contact hole |
US5497016A (en) * | 1993-09-01 | 1996-03-05 | Industrial Technology Institute Research | Stacked dram poly plate capacitor |
US5600483A (en) * | 1994-05-10 | 1997-02-04 | Massachusetts Institute Of Technology | Three-dimensional periodic dielectric structures having photonic bandgaps |
US5888906A (en) * | 1996-09-16 | 1999-03-30 | Micron Technology, Inc. | Plasmaless dry contact cleaning method using interhalogen compounds |
US6025252A (en) * | 1993-11-19 | 2000-02-15 | Mega Chips Corporation | Semiconductor device and method of fabricating the same |
US6037220A (en) * | 1998-07-24 | 2000-03-14 | Vanguard International Semiconductor Corporation | Method of increasing the surface area of a DRAM capacitor structure via the use of hemispherical grained polysilicon |
US6043526A (en) * | 1996-12-26 | 2000-03-28 | Sony Corporation | Semiconductor memory cell using a ferroelectric thin film and a method for fabricating it |
US6100136A (en) * | 1999-05-06 | 2000-08-08 | Worldwide Semiconductor Manufacturing Corp. | Method of fabricating capacitor capable of maintaining the height of the peripheral area of the capacitor |
US6117791A (en) * | 1998-06-22 | 2000-09-12 | Micron Technology, Inc. | Etchant with selectivity for doped silicon dioxide over undoped silicon dioxide and silicon nitride, processes which employ the etchant, and structures formed thereby |
US6136661A (en) * | 1999-06-14 | 2000-10-24 | Vanguard International Semiconductor Corporation | Method to fabricate capacitor structures with very narrow features using silyated photoresist |
US6153899A (en) * | 1997-07-14 | 2000-11-28 | Micron Technology, Inc. | Capacitor array structure for semiconductor devices |
US6204143B1 (en) * | 1999-04-15 | 2001-03-20 | Micron Technology Inc. | Method of forming high aspect ratio structures for semiconductor devices |
US6225211B1 (en) * | 1999-04-29 | 2001-05-01 | Industrial Technology Research Institute | Method for making stacked and borderless via structures on semiconductor substrates for integrated circuits |
US6232196B1 (en) * | 1998-03-06 | 2001-05-15 | Asm America, Inc. | Method of depositing silicon with high step coverage |
US6265321B1 (en) * | 2000-04-17 | 2001-07-24 | Chartered Semiconductor Manufacturing Ltd. | Air bridge process for forming air gaps |
US6277688B1 (en) * | 2000-06-30 | 2001-08-21 | Vanguard International Semiconductor Corporation | Method of manufacturing a DRAM capacitor with increased electrode surface area |
US6319787B1 (en) * | 1998-06-30 | 2001-11-20 | Siemens Aktiengesellschaft | Method for forming a high surface area trench capacitor |
US20020013055A1 (en) * | 2000-04-12 | 2002-01-31 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semiconductor device |
US20020039809A1 (en) * | 1998-09-03 | 2002-04-04 | Bradley J. Howard | Process for using photo-definable layers in the manufacture of semiconductor devices and resulting structures of same |
US6423474B1 (en) * | 2000-03-21 | 2002-07-23 | Micron Technology, Inc. | Use of DARC and BARC in flash memory processing |
US6461911B2 (en) * | 2000-05-26 | 2002-10-08 | Samsung Electronics Co., Ltd. | Semiconductor memory device and fabricating method thereof |
US6472266B1 (en) * | 2001-06-18 | 2002-10-29 | Taiwan Semiconductor Manufacturing Company | Method to reduce bit line capacitance in cub drams |
US20020192905A1 (en) * | 1996-05-29 | 2002-12-19 | Toshihiro Sekiguchi | Method of manufacturing semiconductor integrated circuit devices having a memory device with a reduced bit line stray capacity and such semiconductor integrated circuit devices |
US20030077893A1 (en) * | 1999-12-29 | 2003-04-24 | Oliver Demolliens | Interconnection structure with insulation comprising cavities |
US6625364B2 (en) * | 2001-01-25 | 2003-09-23 | Omniguide Communications | Low-loss photonic crystal waveguide having large core radius |
US6780728B2 (en) * | 2002-06-21 | 2004-08-24 | Micron Technology, Inc. | Semiconductor constructions, and methods of forming semiconductor constructions |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5478596A (en) * | 1994-05-13 | 1995-12-26 | Gurney; Richard S. | Stripping composition and method for stripping a road or highway surface |
US6636837B1 (en) * | 2000-01-27 | 2003-10-21 | Eastman Kodak Company | Method and apparatus for ordering photofinishing goods and/or services |
US6671611B1 (en) * | 2000-11-28 | 2003-12-30 | Bombardier Motor Corporation Of America | Method and apparatus for identifying parameters of an engine component for assembly and programming |
-
2002
- 2002-12-26 US US10/329,913 patent/US6812150B2/en not_active Expired - Lifetime
-
2004
- 2004-01-28 US US10/767,933 patent/US20040183117A1/en not_active Abandoned
- 2004-08-11 US US10/916,888 patent/US6927170B2/en not_active Expired - Lifetime
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5459345A (en) * | 1993-06-28 | 1995-10-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device high dielectric capacitor with narrow contact hole |
US5497016A (en) * | 1993-09-01 | 1996-03-05 | Industrial Technology Institute Research | Stacked dram poly plate capacitor |
US6025252A (en) * | 1993-11-19 | 2000-02-15 | Mega Chips Corporation | Semiconductor device and method of fabricating the same |
US5600483A (en) * | 1994-05-10 | 1997-02-04 | Massachusetts Institute Of Technology | Three-dimensional periodic dielectric structures having photonic bandgaps |
US20020192905A1 (en) * | 1996-05-29 | 2002-12-19 | Toshihiro Sekiguchi | Method of manufacturing semiconductor integrated circuit devices having a memory device with a reduced bit line stray capacity and such semiconductor integrated circuit devices |
US5888906A (en) * | 1996-09-16 | 1999-03-30 | Micron Technology, Inc. | Plasmaless dry contact cleaning method using interhalogen compounds |
US6043526A (en) * | 1996-12-26 | 2000-03-28 | Sony Corporation | Semiconductor memory cell using a ferroelectric thin film and a method for fabricating it |
US6153899A (en) * | 1997-07-14 | 2000-11-28 | Micron Technology, Inc. | Capacitor array structure for semiconductor devices |
US6232196B1 (en) * | 1998-03-06 | 2001-05-15 | Asm America, Inc. | Method of depositing silicon with high step coverage |
US6117791A (en) * | 1998-06-22 | 2000-09-12 | Micron Technology, Inc. | Etchant with selectivity for doped silicon dioxide over undoped silicon dioxide and silicon nitride, processes which employ the etchant, and structures formed thereby |
US6319787B1 (en) * | 1998-06-30 | 2001-11-20 | Siemens Aktiengesellschaft | Method for forming a high surface area trench capacitor |
US6037220A (en) * | 1998-07-24 | 2000-03-14 | Vanguard International Semiconductor Corporation | Method of increasing the surface area of a DRAM capacitor structure via the use of hemispherical grained polysilicon |
US20020039809A1 (en) * | 1998-09-03 | 2002-04-04 | Bradley J. Howard | Process for using photo-definable layers in the manufacture of semiconductor devices and resulting structures of same |
US6204143B1 (en) * | 1999-04-15 | 2001-03-20 | Micron Technology Inc. | Method of forming high aspect ratio structures for semiconductor devices |
US20010002710A1 (en) * | 1999-04-15 | 2001-06-07 | Ceredig Roberts | Method of forming high aspect ratio structures for semiconductor devices |
US6225211B1 (en) * | 1999-04-29 | 2001-05-01 | Industrial Technology Research Institute | Method for making stacked and borderless via structures on semiconductor substrates for integrated circuits |
US6100136A (en) * | 1999-05-06 | 2000-08-08 | Worldwide Semiconductor Manufacturing Corp. | Method of fabricating capacitor capable of maintaining the height of the peripheral area of the capacitor |
US6136661A (en) * | 1999-06-14 | 2000-10-24 | Vanguard International Semiconductor Corporation | Method to fabricate capacitor structures with very narrow features using silyated photoresist |
US20030077893A1 (en) * | 1999-12-29 | 2003-04-24 | Oliver Demolliens | Interconnection structure with insulation comprising cavities |
US6423474B1 (en) * | 2000-03-21 | 2002-07-23 | Micron Technology, Inc. | Use of DARC and BARC in flash memory processing |
US20020013055A1 (en) * | 2000-04-12 | 2002-01-31 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semiconductor device |
US6265321B1 (en) * | 2000-04-17 | 2001-07-24 | Chartered Semiconductor Manufacturing Ltd. | Air bridge process for forming air gaps |
US6461911B2 (en) * | 2000-05-26 | 2002-10-08 | Samsung Electronics Co., Ltd. | Semiconductor memory device and fabricating method thereof |
US6277688B1 (en) * | 2000-06-30 | 2001-08-21 | Vanguard International Semiconductor Corporation | Method of manufacturing a DRAM capacitor with increased electrode surface area |
US6625364B2 (en) * | 2001-01-25 | 2003-09-23 | Omniguide Communications | Low-loss photonic crystal waveguide having large core radius |
US6472266B1 (en) * | 2001-06-18 | 2002-10-29 | Taiwan Semiconductor Manufacturing Company | Method to reduce bit line capacitance in cub drams |
US6780728B2 (en) * | 2002-06-21 | 2004-08-24 | Micron Technology, Inc. | Semiconductor constructions, and methods of forming semiconductor constructions |
Also Published As
Publication number | Publication date |
---|---|
US6812150B2 (en) | 2004-11-02 |
US20050009330A1 (en) | 2005-01-13 |
US6927170B2 (en) | 2005-08-09 |
US20040124499A1 (en) | 2004-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5150276A (en) | Method of fabricating a vertical parallel cell capacitor having a storage node capacitor plate comprising a center fin effecting electrical communication between itself and parallel annular rings | |
US5330614A (en) | Manufacturing method of a capacitor having a storage electrode whose sidewall is positively inclined with respect to the horizontal surface | |
US6812150B2 (en) | Methods for making semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios | |
US6498375B2 (en) | Integrated circuitry | |
US5491103A (en) | Method for manufacturing a capacitor structure of a semiconductor memory device | |
US5394012A (en) | Semiconductor device and manufacturing method of the same | |
US5444005A (en) | Method for manufacturing a capacitor of a semiconductor memory device | |
US6936899B2 (en) | Bit line contacts | |
US7026678B2 (en) | Dynamic random access memory circuitry having storage capacitors within a well | |
US6759702B2 (en) | Memory cell with vertical transistor and trench capacitor with reduced burried strap | |
US5907773A (en) | Semiconductor device and method of producing the same | |
US6624018B1 (en) | Method of fabricating a DRAM device featuring alternate fin type capacitor structures | |
GB2250377A (en) | Method for manufacturing a semiconductor device with villus type capacitor | |
JPH02284464A (en) | Memory cell for dynamic random access memory and method of forming the same | |
US6100129A (en) | Method for making fin-trench structured DRAM capacitor | |
KR100219483B1 (en) | Fabricating method for capacitor in semiconductor device | |
US5663093A (en) | Method for forming a cylindrical capacitor having a central spine | |
US6344391B1 (en) | Fabrication method of semiconductor device with diagonal capacitor bit line | |
US5441908A (en) | Capacitor of a semiconductor device having increased effective area | |
US5262663A (en) | DRAM cell having tunnel shaped structure and formation process thereof | |
US6627941B2 (en) | Capacitor for semiconductor device and method for manufacturing the same | |
CA2119547A1 (en) | Semiconductor device capacitor and method for manufacturing the same | |
US6872622B1 (en) | Method of forming a capacitor top plate structure to increase capacitance and to improve top plate to bit line overlay margin | |
JP3725432B2 (en) | Integrated circuit manufacturing method | |
EP0508760A1 (en) | Dynamic random access memory cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |