Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20040178496 A1
Publication typeApplication
Application numberUS 10/814,530
Publication date16 Sep 2004
Filing date31 Mar 2004
Priority date26 Oct 2001
Also published asUS6914324, US6955945, US7256484, US7495334, US20040000708, US20040197956, US20050062144, US20050067683, US20050280135, WO2004109802A1
Publication number10814530, 814530, US 2004/0178496 A1, US 2004/178496 A1, US 20040178496 A1, US 20040178496A1, US 2004178496 A1, US 2004178496A1, US-A1-20040178496, US-A1-2004178496, US2004/0178496A1, US2004/178496A1, US20040178496 A1, US20040178496A1, US2004178496 A1, US2004178496A1
InventorsRussell Rapport, James Cady, James Wilder, David Roper, James Wehrly, Jeff Buchle
Original AssigneeStaktek Grop, L.P.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Memory expansion and chip scale stacking system and method
US 20040178496 A1
Abstract
The present invention stacks chip scale-packaged integrated circuits (CSPs) into modules that conserve PWB or other board surface area. In another aspect, the invention provides a lower capacitance memory expansion addressing system and method and preferably with the CSP stacked modules provided herein. In a preferred embodiment in accordance with the invention, a form standard is disposed between the flex circuitry and the IC package over which a portion of the flex circuitry is laid. The form standard provides a physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design. In a preferred embodiment, the form standard will be devised of heat transference material such as copper to improve thermal performance. In a preferred embodiment, a high speed switching system selects a data line associated with each level of a stacked module to reduce the loading effect upon data signals in memory access. This favorably changes the impedance characteristics exhibited by a DIMM board populated with stacked modules. In a preferred embodiment, FET multiplexers for example, under logic control select particular data lines associated with particular levels of stacked modules populated upon a DIMM for connection to a controlling chip set in a memory expansion system.
Images(10)
Previous page
Next page
Claims(31)
1. A high-density circuit module comprising:
a first CSP having upper and lower major surfaces and a first and a second edge, the edges delineating a lateral extent for the upper major surface;
a second CSP;
a form standard disposed between the first and second CSPs, the form standard having a lateral extent greater than the lateral extent of the upper major surface of the first CSPs, the form standard presenting at least one surface for contact with flex circuitry, the flex circuitry connecting the first and second CSPs and disposed to place a first portion of the flex circuitry beneath the lower major surface of the first CSP and a second portion of the flex circuitry above the form standard disposed between the first and second CSPs.
2. The high-density circuit module of claim 1 in which the flex circuitry comprises at least one flex circuit having first and second conductive layers, between which there is an intermediate layer, the second conductive layer having demarked first and second flex contacts, the first flex contacts in electrical connection with the first CSP and the second flex contacts in electrical connection with the second CSP.
3. The high-density circuit module of claim 1 in which the flex circuitry comprises a conductive layer that expresses first and second flex contacts for connection of the first and second CSPs.
4. A high-density circuit module comprising:
flex circuitry having at least one conductive layer, an outer layer, and first and second flex contacts;
a first CSP having CSP contacts, the CSP contacts of the first CSP contacting the flex circuitry;
a form standard presenting at least one surface for contact with the flex circuitry;
a second CSP having CSP contacts, the first CSP being disposed above the form standard and the second CSP and the CSP contacts of the second CSP contacting the flex circuitry.
5. The module of claim 4 in which the form standard presents at least one curved surface for contact with flex circuitry.
6. A high-density circuit module comprising:
a first CSP having an upper and a lower major surface and a set of CSP contacts along the lower major surface;
a second CSP having first and second lateral edges and upper and lower major surfaces and a set of CSP contacts along the lower major surface, the first and second lateral edges delineating an extent of the upper major surface of the second CSP and the first CSP being disposed above the second CSP;
flex circuitry connecting the first and second CSPs; and
a form standard having an extent greater than the extent of the upper major surface of the second CSP and disposed so as to extend between the first and second CSPs and beyond the extent of the upper major surface of the second CSP.
7. A high-density circuit module comprising:
a first CSP having first and second major surfaces with a plurality of CSP contacts along the first major surface;
a second CSP having first and second major surfaces with a plurality of CSP contacts along the first major surface,
a form standard, the first CSP being disposed above the form standard and the second CSP, the form standard presenting an at least one curved surface for contact with a pair of flex circuits, the pair of flex circuits each having first and second conductive layers between which conductive layers there is an intermediate layer, the second conductive layer having demarked a plurality of upper and lower flex contacts a set of said plurality of upper and lower flex contacts being connected to the first conductive layer, and a second set of said plurality of upper and lower flex contacts being comprised of selected ones of upper flex contacts that are connected to corresponding selected ones of lower flex contacts, the plurality of CSP contacts of the first CSP being in contact with the upper flex contacts and the plurality of CSP contacts of the second CSP being in contact with the lower flex contacts.
8. The high density circuit module of claim 7 in which the first and second CSPs are memory circuits.
9. The high-density circuit module of claim 7 in which:
a data set of the plurality of CSP contacts of the first CSP express an n-bit datapath;
a data set of the plurality of CSP contacts of the second CSP express an n-bit datapath:
each of the flex circuits of the pair of flex circuits has supplemental lower flex contacts which, in combination with the lower flex contacts, provide connection for the set of module contacts and a set of supplemental module contacts to express a 2n-bit module datapath that combines the n-bit datapath expressed by the data set of the plurality of CSP contacts of the first CSP and the n-bit datapath expressed by the data set of the plurality of CSP contacts of the second CSP.
10. The high-density circuit module of claim 7 in which the second set of said plurality of upper and lower flex contacts is connected to the first conductive layer with vias that pass through the intermediate layer.
11. The high-density circuit module of claim 10 in which the second set of said plurality of upper and lower flex contacts is comprised of upper flex contacts connected to the first conductive layer with on-pad vias.
12. The high-density circuit module of claim 10 in which the second set of said plurality of upper and lower flex contacts is comprised of lower flex contacts connected to the first conductive layer with off-pad vias.
13. A memory access system comprising:
a memory expansion board;
a high-density circuit module devised in accordance with claim 6, the high-density circuit module being mounted on the memory expansion board;
a switching multiplexer mounted on the memory expansion board, the switching multiplexer for switching data lines between the first and second CSPs; and
a decode logic circuit for decoding chip selection signals from a control circuit and providing a switching multiplexer control signal.
14. A memory access system comprising:
a high-density circuit module having plural CSPs and devised in accordance with claim 6;
a switch for connecting a datapath to one of the plural CSPs of the high-density circuit module;
a decode logic for generating a control signal that causes the switch to connect the datapath to one of the plural CSPs in response to a combination signal comprised of a clock signal and a chip select signal.
15. The memory access system of claim 14 in which the plural CSPs of the high-density circuit module number four.
16. A memory access system comprising:
plural memory expansion boards each populated with plural high-density circuit modules, each of which plural high-density circuit modules being devised with plural CSPs in accordance with claim 6;
plural multiplexers mounted upon each of the plural memory expansion boards, the plural multiplexers for making connections between a datapath and single ones of the plural CSPs comprising the high-density circuit modules;
decode logic on each of the plural memory expansion boards, the decode logic for generating a control signal in response to a combination signal comprised of a clock signal and a chip select signal, the control signal causing at least one of the plural multiplexers to connect a particular datapath to a particular one of the plural CSPs.
17. The memory access system of claim 16 in which the multiplexers are FET multiplexers.
18. The memory access system of claim 16 in which the plural high-density circuit modules are devised in accordance with claim 1.
19. The memory access system of claim 16 in which the plural high-density circuit modules are comprised of four CSPs.
20. The memory access system of claim 16 in which the plural high-density circuit modules are comprised from two CSPs.
21. A memory access system comprising:
a memory board having a board memory signal data connection that provides a connection for memory signals between a plurality of CSPs mounted on the memory board and memory control circuitry;
a high-density circuit module comprised of first, second, third, and fourth individual CSPs, the high-density circuit module being mounted on the memory board and devised in accordance with claim 6;
a switching multiplexer mounted on the memory board, the switching multiplexer having a set of plural input data connections, individual ones of the plural input data connections connected to provide individual data connections between each of the first, second, third, and fourth individual CSPs and the switching multiplexer; and
a decode logic circuit for decoding chip selection signals from a control circuit and providing a switching multiplexer control signal.
22. The memory access system of claim 21 in which the switching multiplexer further comprises an output data connection connected to the board signal memory data connection.
23. The memory access system of claim 22 in which the switching multiplexer provides selective individual connection between the board signal memory data connection and the first, second, third, and fourth individual CSPs.
24. The memory access system of claim 23 in which the individual connection between the board signal memory data connection and the first, second, third, and fourth individual CSPs occurs in response to the switching multiplexer control signal from the decode logic circuit.
25. The memory access system of claim 21 in which the decode logic circuit is mounted on the memory board.
26. The memory access system of claim 21 in which the high-density memory module is devised in accordance with claim 1.
27. A memory access system comprising:
X memory expansion boards each populated with Y high-density circuit modules devised in accordance with claim 6, each of which Y high-density circuit modules being comprised of Z individual CSPs;
plural multiplexers mounted upon each of the X memory expansion boards, the plural multiplexers each for selectively making connections between a datapath and single ones of the Z CSPs comprising each of the Y high-density circuit modules;
decode logic on each of the plural memory expansion boards, the decode logic for generating a control signal in response to a combination signal comprised of a clock signal and a chip select signal, the control signal causing at least one of the plural multiplexers to connect a particular datapath to a particular one of the Z CSPs.
28. The memory access system of claim 27 in which the multiplexers are FET multiplexers.
29. The memory access system of claim 27 in which the Y high-density circuit modules are devised in accordance with claim 1.
30. The memory access system of claim 27 in which Z equals 4.
31. The memory access system of claim 27 in which Z equals 2.
Description
    RELATED APPLICATIONS
  • [0001]
    This application is a continuation of U.S. pat. app. Ser. No. 10/453,398, filed Jun. 3, 2003, pending, which is a continuation-in-part of U.S. pat. app. Ser. No. 10/005,581, filed Oct. 26, 2001, now U.S. Pat. No. 6,576,992. U.S. pat. app. Ser. No. 10/005,581 and U.S. pat. app. Ser. No. 10/453,398 are incorporated by reference for all purposes.
  • TECHNICAL FIELD
  • [0002]
    The present invention relates to aggregating integrated circuits and, in particular, to stacking integrated circuits in chip-scale packages and providing such stacked integrated circuits on boards.
  • BACKGROUND OF THE INVENTION
  • [0003]
    A variety of techniques are used to stack packaged integrated circuits. Some methods require special packages, while other techniques stack conventional packages. In some stacks, the leads of the packaged integrated circuits are used to create a stack, while in other systems, added structures such as rails provide all or part of the interconnection between packages. In still other techniques, flexible conductors with certain characteristics are used to selectively interconnect packaged integrated circuits.
  • [0004]
    The predominant package configuration employed during the past decade has encapsulated an integrated circuit (IC) in a plastic surround typically having a rectangular configuration. The enveloped integrated circuit is connected to the application environment through leads emergent from the edge periphery of the plastic encapsulation. Such “leaded packages” have been the constituent elements most commonly employed by techniques for stacking packaged integrated circuits.
  • [0005]
    Leaded packages play an important role in electronics, but efforts to miniaturize electronic components and assemblies have driven development of technologies that preserve circuit board surface area. Because leaded packages have leads emergent from peripheral sides of the package, leaded packages occupy more than a minimal amount of circuit board surface area. Consequently, alternatives to leaded packages known as chip scale packaging or “CSP” have recently gained market share.
  • [0006]
    CSP refers generally to packages that provide connection to an integrated circuit through a set of contacts (often embodied as “bumps” or “balls”) arrayed across a major surface of the package. Instead of leads emergent from a peripheral side of the package, contacts are placed on a major surface and typically emerge from the planar bottom surface of the package.
  • [0007]
    The goal of CSP is to occupy as little area as possible and, preferably, approximately the area of the encapsulated IC. Therefore, CSP leads or contacts do not typically extend beyond the outline perimeter of the package. The absence of “leads” on package sides renders most stacking techniques devised for leaded packages inapplicable for CSP stacking.
  • [0008]
    The previous known methods for stacking CSPs typically present complex structural arrangements and thermal or high frequency performance issues. For example, thermal performance is a characteristic of importance in CSP stacks. To increase dissipation of heat generated by constituent CSPs and the module, the thermal gradient between the lower CSP and upper CSP in a CSP stack or module should be minimized.
  • [0009]
    Memory expansion is one of the many fields in which stacked module solutions provide advantages. For example, the well-known DIMM board is frequently populated with stacked modules from those such as the assignee of the present invention. This adds capacity to the board without adding sockets.
  • [0010]
    A memory expansion board such as a DIMM, for example, provides plural sites for memory IC placement (i.e., sockets) arranged along both major surfaces of a board having an array of contacts dispersed along at least one board edge. Although stacking reduces interconnect length per unit of memory, and thus takes advantage of the general rule that interconnects that are less than half the spatial extent of the leading edge of a signal operate as a lumped element more than a transmission line, it does increase the raw number of devices on a DIMM board. Consequently, despite the reduction in interconnect length per unit of memory, signals accessing data stored in memory circuits physically placed on the DIMM board are typically presented with relatively high impedance as the number of devices on the bus is increased by stacking.
  • [0011]
    What is needed, therefore, is a technique and system for stacking CSPs that provides a thermally efficient, reliable structure that performs well at higher frequencies but does not add excessive height to the stack yet allows production at reasonable cost with readily understood and managed materials and methods and allows significant reductions in interconnect lengths and/or loading when employed in memory expansion boards and design.
  • SUMMARY OF THE INVENTION
  • [0012]
    The present invention stacks chip scale-packaged integrated circuits (CSPs) into modules that conserve PWB or other board surface area. In another aspect, the invention provides a lower capacitance memory expansion addressing system and method and preferably with the CSP stacked modules provided herein. Although the present invention is applied most frequently to chip scale packages that contain one die, it may be employed with chip scale packages that include more than one integrated circuit die.
  • [0013]
    Multiple numbers of CSPs may be stacked in accordance with the present invention. A four-high CSP stacked module is preferred for use with the disclosed high performance memory access system while, for many applications, a two-high CSP stack or module devised in accordance with a preferred embodiment of the present invention is preferred. The CSPs employed in stacked modules devised in accordance with the present invention are connected with flex circuitry. That flex circuitry may exhibit one or two or more conductive layers with preferred embodiments having two conductive layers.
  • [0014]
    The flex circuitry is partially wrapped above a form standard. A form standard is disposed between the flex circuitry and the IC package over which a portion of the flex circuitry is laid. The form standard can take many configurations and may be used where flex circuits are used to connect CSPs to one another in stacked modules having two or more constituent ICs. For example, in stacked modules that include four CSPs, three form standards are employed in preferred embodiments, although fewer may be used. The form standard provides a physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design. In a preferred embodiment, the form standard will be devised of heat transference material, a metal for example, such as copper would be preferred, to improve thermal performance.
  • [0015]
    In a preferred embodiment of the present invention, four-high stacked CSP modules are disposed on a memory expansion boards in accordance with the memory expansion system and methods of the present invention which may be employed with CSP or other IC stacked modules. A high speed switching system selects a data line associated with each level of a stacked module to reduce the loading effect upon data signals in memory access. This favorably changes the impedance characteristics exhibited by the board loading. The high speed DQ selection switch may be implemented, in a preferred embodiment, for example, with a high speed FET switch. FET multiplexers for example, under logic control select particular data lines associated with particular levels of the DIMM-populated stacked modules for connection to a controlling chip set in a memory expansion system in accordance with a preferred embodiment.
  • SUMMARY OF THE DRAWINGS
  • [0016]
    [0016]FIG. 1 is an elevation view of a high-density circuit module devised in accordance with a preferred four-high embodiment of the present invention.
  • [0017]
    [0017]FIG. 2 is an elevation view of a stacked high-density circuit module devised in accordance with a preferred two-high embodiment of the present invention.
  • [0018]
    [0018]FIG. 3 depicts, in enlarged view, the area marked “A” in FIG. 2.
  • [0019]
    [0019]FIG. 4 depicts in enlarged view, the area marked “B” in FIG. 2.
  • [0020]
    [0020]FIG. 5 is an enlarged depiction of an exemplar connection in stacked module devised in accordance with a preferred embodiment.
  • [0021]
    [0021]FIG. 6 depicts a flexible circuit connective set of flex circuits that has a single conductive layer.
  • [0022]
    [0022]FIG. 7 depicts a four-high stacked module mounted on a memory expansion board in accordance with a preferred embodiment of the present invention.
  • [0023]
    [0023]FIG. 8 depicts a memory expansion board or DIMM mounted with four-high modules.
  • [0024]
    [0024]FIG. 9 depicts a memory system devised in accordance with the present invention.
  • DESCRIPTION OF PREFERRED EMBODIMENTS
  • [0025]
    [0025]FIG. 1 is an elevation view of module 10 devised in accordance with a preferred embodiment of the present invention. Module 10 is comprised of four CSPs: level four CSP 12, level three CSP 14, level two CSP 16, and level one CSP 18. Each of the CSPs has an upper surface 20 and a lower surface 22 and opposite lateral edges 24 and 26 and typically include at least one integrated circuit surrounded by a plastic body 27. The body need not be plastic, but a large majority of packages in CSP technologies are plastic. Those of skill will realize that the present invention may be devised to create modules with different size CSPs and that the constituent CSPs may be of different types within the same module 10. For example, one of the constituent CSPs may be a typical CSP having lateral edges 24 and 26 that have an appreciable height to present a “side” while other constituent CSPs of the same module 10 may be devised in packages that have lateral edges 24 and 26 that are more in the character of an edge rather than a side having appreciable height.
  • [0026]
    The invention is used with CSP packages of a variety of types and configurations such as, for example, those that are die-sized, as well those that are near chip-scale as well as the variety of ball grid array packages known in the art. It may also be used with those CSP-like packages that exhibit bare die connectives on one major surface. Thus, the term CSP should be broadly considered in the context of this application. Collectively, these will be known herein as chip scale packaged integrated circuits (CSPs) and preferred embodiments will be described in terms of CSPs, but the particular configurations used in the explanatory figures are not, however, to be construed as limiting. For example, the elevation views of FIGS. 1 and 2 are depicted with CSPs of a particular profile known to those in the art, but it should be understood that the figures are exemplary only. The invention may be employed to advantage in the wide range of CSP configurations available in the art where an array of connective elements is available from at least one major surface. The invention is advantageously employed with CSPs that contain memory circuits, but may be employed to advantage with logic and computing circuits where added capacity without commensurate PWB or other board surface area consumption is desired.
  • [0027]
    Typical CSPs, such as, for example, ball-grid-array (“BGA”), micro-ball-grid array, and fine-pitch ball grid array (“FBGA”) packages have an array of connective contacts embodied, for example, as leads, bumps, solder balls, or balls that extend from lower surface 22 of a plastic casing in any of several patterns and pitches. An external portion of the connective contacts is often finished with a ball of solder. Shown in FIG. 1 are contacts 28 along lower surfaces 22 of the illustrated constituent CSPs 12, 14, 16, and 18. Contacts 28 provide connection to the integrated circuit or circuits within the respective packages. In embodiments of the present invention, module 10 may be devised to present a lower profile by stripping from the respective CSPs, the balls depicted in FIG. 1 as contacts 28 and providing a connection facility at contact 28 that results from solder paste that is applied either to the pad contact of the CSP that is typically present under or within the typical ball contacts provided on CSP devices or to the contact sites on the flex circuitry to be connected to contact 28.
  • [0028]
    In FIG. 1, iterations of flex circuits (“flex”, “flex circuits” or “flexible circuit structures”) 30 and 32 are shown connecting various constituent CSPs. Any flexible or conformable substrate with an internal layer connectivity capability may be used as a flex circuit in the invention. The entire flex circuit may be flexible or, as those of skill in the art will recognize, a PCB structure made flexible in certain areas to allow conformability around CSPs and rigid in other areas for planarity along CSP surfaces may be employed as an alternative flex circuit in the present invention. For example, structures known as rigid-flex may be employed.
  • [0029]
    Form standard 34 is shown disposed adjacent to upper surface 20 of each of the CSPs below level four CSP 12. Form standard 34 may be fixed to upper surface 20 of the respective CSP with an adhesive 36 which preferably is thermally conductive. Form standard 34 may also, in alternative embodiments, merely lay on upper surface 20 or be separated from upper surface 20 by an air gap or medium such as a thermal slug or non-thermal layer. However, where form standard 34 is a thermally conductive material such as the copper that is employed in a preferred embodiment, layers or gaps interposed between form standard 34 and the respective CSP (other than thermally conductive layers such as adhesive) are not highly preferred.
  • [0030]
    Form standard 34 is, in a preferred embodiment, devised from copper to create, as shown in the depicted preferred embodiment of FIG. 1, a mandrel that mitigates thermal accumulation while providing a standard sized form about which flex circuitry is disposed. Form standard 34 may take other shapes and forms such as for example, an angular “cap” that rests upon the respective CSP body. It also need not be thermally enhancing although such attributes are preferable. The form standard 34 allows the invention to be employed with CSPs of varying sizes, while articulating a single set of connective structures useable with the varying sizes of CSPs. Thus, a single set of connective structures such as flex circuits 30 and 32 (or a single flexible circuit in the mode where a single flex is used in place of the flex circuit pair 30 and 32) may be devised and used with the form standard 34 method and/or systems disclosed herein to create stacked modules with CSPs having different sized packages. This will allow the same flexible circuitry set design to be employed to create iterations of a stacked module 10 from constituent CSPs having a first arbitrary dimension X across attribute Y (where Y may be, for example, package width), as well as modules 10 from constituent CSPs having a second arbitrary dimension X prime across that same attribute Y. Thus, CSPs of different sizes may be stacked into modules 10 with the same set of connective structures (i.e. flex circuitry). Further, as those of skill will recognize, mixed sizes of CSPs may be implemented into the same module 10, such as would be useful to implement embodiments of a system-on-a-stack such as those disclosed in co-pending application U.S. pat. app. Ser. No. 10/136,890, filed May 2, 2002, which is hereby incorporated by reference and commonly owned by the assignee of the present application.
  • [0031]
    Preferably, portions of flex circuits 30 and 32 are fixed to form standard 34 by adhesive 35 which is preferably a tape adhesive, but may be a liquid adhesive or may be placed in discrete locations across the package. Preferably, adhesive 35 is thermally conductive.
  • [0032]
    In a preferred embodiment, flex circuits 30 and 32 are multi-layer flexible circuit structures that have at least two conductive layers examples of which are those described in U.S. app. Ser. No. 10/005,581 which has been incorporated by reference herein. Other embodiments may, however, employ flex circuitry, either as one circuit or two flex circuits to connect a pair of CSPs, that have only a single conductive layer.
  • [0033]
    Preferably, the conductive layers are metal such as alloy 110. The use of plural conductive layers provides advantages and the creation of a distributed capacitance across module 10 intended to reduce noise or bounce effects that can, particularly at higher frequencies, degrade signal integrity, as those of skill in the art will recognize. Module 10 of FIG. 1 has plural module contacts 38 collectively identified as module array 40. Connections between flex circuits are shown as being implemented with inter-flex contacts 42 which are shown as balls but may be low profile contacts constructed with pads and/or rings that are connected with solder paste applications to appropriate connections. Appropriate fills such as those indicated by conformal media reference 41 can provide added structural stability and coplanarity where desired. Media 41 is shown only as to CSPs 14 and 16 and only on one side to preserve clarity of view.
  • [0034]
    [0034]FIG. 2 shows a two-high module 10 devised in accordance with a preferred embodiment of the invention. FIG. 2 has an area marked “A” that is subsequently shown in enlarged depiction in FIG. 3 and an enlarged area marked “B” that is shown subsequently in enlarged depiction in FIG. 4.
  • [0035]
    [0035]FIG. 3 depicts in enlarged view, the area marked “A” in FIG. 2. FIG. 3 illustrates in a preferred embodiment, one arrangement of a form standard 34 and its relation to flex circuitry 32 in a two-high module 10. The internal layer constructions of flex circuitry 32 are not shown in this figure. Also shown are adhesives 35 between flex circuit 32 and form standard 34. Those of skill will note that adhesive 35 is not required but is preferred and the site of its application may be determined as being best in the area between CSPs with a smaller amount near the terminal point of form standard 34 as shown in FIG. 3. Also shown in FIG. 3 is an application of adhesive 36 between form standard 34 and CSP 18.
  • [0036]
    [0036]FIG. 4 illustrates the connection between example contact 28 and module contact 38 through a lower flex contact 44 to illustrate a preferred solid metal path from level one CSP 18 to module contact 38 and, therefore, to an application PWB or memory expansion board to which the module is connectable. As those of skill in the art will understand, heat transference from module 10 is thereby encouraged.
  • [0037]
    Flex 30 is shown in FIG. 4 to be comprised of multiple layers. This is merely an exemplar flexible circuitry that may be employed with the present invention. Single conductive layer and other variations on the described flexible circuitry may, as those of skill will recognize, be employed to advantage in the present invention. Flex 30 has a first outer surface 50 and a second outer surface 52. Flex circuit 30 has at least two conductive layers interior to first and second outer surfaces 50 and 52. There may be more than two conductive layers in flex 30 and flex 32. In the depicted preferred embodiment, first conductive layer 54 and second conductive layer 58 are interior to first and second outer surfaces 50 and 52. Intermediate layer 56 lies between first conductive layer 54 and second conductive layer 58. There may be more than one intermediate layer, but one intermediate layer of polyimide is preferred.
  • [0038]
    As depicted in FIG. 4 and seen in more detail in figures found in U.S. app. Ser. No. 10/005,581 which has been incorporated by reference, lower flex contact 44 is preferably comprised from metal at the level of second conductive layer 58 interior to second outer surface 52.
  • [0039]
    [0039]FIG. 5 is an enlarged depiction of an exemplar area around a lower flex contact 44 in a preferred embodiment. Windows 60 and 62 are opened in first and second outer surface layers 50 and 52 respectively, to provide access to particular lower flex contacts 44 residing at the level of second conductive layer 58 in the flex. In a two-high embodiment of module 10, the upper flex contacts 42 are contacted by contacts 28 of second level CSP 16. Lower flex contacts 44 and upper flex contacts 42 are particular areas of conductive material (preferably metal such as alloy 110) at the level of second conductive layer 58 in the flex. Upper flex contacts 42 and lower flex contacts 44 are demarked in second conductive layer 58 and, as will be shown in subsequent Figs., may be connected to or isolated from the conductive plane of second conductive layer 58. Demarking a lower flex contact 44 from second conductive layer 58 is represented in FIG. 5 by demarcation gap 63 shown at second conductive layer 58. Where an upper or lower flex contact 42 or 44 is not completely isolated from second conductive layer 58, demarcation gaps do not extend completely around the flex contact. Contacts 28 of first level CSP 18 pass through a window 60 opened through first outer surface layer 50, first conductive layer 54, and intermediate layer 56, to contact an appropriate lower flex contact 44. Window 62 is opened through second outer surface layer 52 through which module contacts 36 pass to contact the appropriate lower flex contact 44.
  • [0040]
    Respective ones of contacts 28 of second level CSP 16 and first level CSP 18 are connected at the second conductive layer 58 level in flex circuits 30 and 32 to interconnect appropriate signal and voltage contacts of the two CSPs. In a preferred embodiment, respective contacts 28 of second level CSP 16 and first level CSP 18 that convey ground (VSS) signals are connected at the first conductive layer 54 level in flex circuits 30 and 32 by vias that pass through intermediate layer 56 to connect the levels as will subsequently be described in further detail. Thereby, CSPs 16 and 18 are connected. Consequently, when flex circuits 30 and 32 are in place about first level CSP 18, respective contacts 28 of each of CSPs 16 and 18 are in contact with upper and lower flex contacts 42 and 44, respectively. Selected ones of upper flex contacts 42 and lower flex contacts 44 are connected. Consequently, by being in contact with lower flex contacts 44, module contacts 38 are in contact with both CSPs 16 and 18.
  • [0041]
    In a preferred embodiment, module contacts 38 pass through windows 62 opened in second outer layer 52 to contact lower CSP contacts 44. In some embodiments, as is shown in incorporated U.S. app. Ser. No, 10/005,581, module 10 will exhibit a module contact array that has a greater number of contacts than do the constituent CSPs of module 10. In such embodiments, some of module contacts 38 may contact lower flex contacts 44 that do not contact one of the contacts 28 of first level CSP 18 but are connected to contacts 28 of second level CSP 16. This allows module 10 to express a wider datapath than that expressed by the constituent CSPs 16 or 18. A module contact 38 may also be in contact with a lower flex contact 44 to provide a location through which different levels of CSPs in the module may be enabled when no unused CSP contacts are available or convenient for that purpose.
  • [0042]
    In a preferred embodiment, first conductive layer 54 is employed as a ground plane, while second conductive layer 58 provides the functions of being a signal conduction layer and a voltage conduction layer. Those of skill will note that roles of the first and second conductive layers may be reversed with attendant changes in windowing and use of commensurate interconnections.
  • [0043]
    [0043]FIG. 6 depicts a flexible circuit connective set of flex circuits 30 and 32 that has a single conductive layer 64. It should be understood with reference to FIG. 6 that flex circuits 30 and 32 extend further than shown and have portions which are, in the construction of module 10 brought about the curvature areas 66 of form standard 34 that mark the lateral extent of this example of a preferred form standard and are then disposed above the body of CSP 18 or the respective CSP of the module and therefore, the form standard. In this single conductive layer flex embodiment of module 10, there are shown first and second outer layers 50 and 52 and intermediate layer 56. Also shown in FIG. 6 are a set of single layer lower flex contacts 68 demarked at the level of conductive layer 64.
  • [0044]
    Form standard 34 is shown attached to the body 27 of first level CSP 18 through an adhesive. In some embodiments, it may also be positioned to directly contact body 27 of the respective CSP. Form standard 34 may take many different configurations to allow a connective flex circuitry to be prepared exhibiting a single set of dimensions which may, when used in conjunction with form standard 34, be employed to create stacked modules 10 from CSPs of a variety of different dimensions. In a preferred embodiment, form standard 34 will present a lateral extent broader than the upper major surface of the CSP over which it is disposed. Thus, the CSPs from one manufacturer may be aggregated into a stacked module 10 with the same flex circuitry used to aggregate CSPs from another manufacturer into a different stacked module 10 despite the CSPs from the two different manufacturers having different dimensions.
  • [0045]
    Further, heat transference can be improved with use of a form standard 34 comprised of heat transference material such as a metal or preferably, copper or a copper compound or alloy to provide a significant sink for thermal energy. Such thermal enhancement of module 10 particularly presents opportunities for improvement of thermal performance where larger numbers of CSPs are aggregated in a single stacked module 10.
  • [0046]
    [0046]FIG. 7 depicts a four-high stacked module 10 mounted on a memory expansion board 70 in accordance with a preferred embodiment of the present invention. As do typical DIMM boards, expansion board 70 shown in FIG. 7 has a set of contacts along one edge that as depicted are set in socket connector 72. Those contacts connect module 10 to a logic system on or connected to board 74 on which expansion board 70 is mounted. It should be understood that in a preferred embodiment of the memory expansion system and method provided herein, expansion board 70 will be populated with nine such modules 10 per side for a total of 72 devices if the stacked modules are each comprised from four devices.
  • [0047]
    [0047]FIG. 8 depicts memory expansion board 70 mounted with four-high modules 10. As those of skill will recognize, using four-high stacked modules on expansion board 70 reduces the interconnect length for the number of devices accessed but increase the total number of devices and, therefore, the impedance and particularly, the capacitive loading presented by a densely populated DIMM board.
  • [0048]
    [0048]FIG. 9 depicts a memory system 80 devised in accordance with the present invention. In a preferred mode, system 80 is employed with stacked modules 10 devised in accordance with the present invention. The preferred embodiment is for a DDRII registered DIMM populated with 4 high stacked modules 10 although it may be employed with an equivalent number of DRAMs, i.e., 72 devices of either leaded or CSP packaging aggregated in stacks of any number of levels.
  • [0049]
    Chipset 82 depicted in FIG. 9 typically includes a microprocessor or memory controller that controls the memory access with system 80. Clock 84 is provided to decode logic 86 on each of depicted memory expansion boards 70 (1), 70 (2), 70 (3), and 70 (4). Those of skill will understand that system 80 and its methods may be employed with one or more DIMMs or other memory expansion boards 70. It may also be employed off a memory expansion board to access separately, the integrated circuits from which stacked circuit modules are comprised. Decode logic 86 on each of memory expansion boards 70 (1), 70 (2), 70 (3), and 70 (4) provides a decoding of the respective CS signals provided to the respective memory expansion boards 70 as shown in FIG. 9. As those of skill will understand, the particular interconnection employed in the system should preferably be devised to minimize and balance power consumption across the circuit modules employed in the system.
  • [0050]
    As shown in the example depicted in FIG. 9, CS0, CS1, CS2, and CS3 are provided to memory expansion board 70 (1) from chipset 82 while CS4, CS5, CS6, and CS7 are provided to memory expansion board 70 (2) as are CS8, CS9, CS10, and CS11 provided to memory expansion board 70 (3) and CS12, CS13, CS14, and CS15 are provided to memory expansion board 70 (4).
  • [0051]
    In a preferred embodiment, memory expansion boards 70 are populated with nine four high CSP modules 10 per side. The depiction of FIG. 9 shows, however, only one module 10 per memory expansion board 70 to preserve clarity of the view. The shown module 10 is exploded to depict the four levels of module 10 which, in a preferred construction of module 10 include CSPs 18, 16, 14, and 12 with the form standard 34. However, those of skill will recognize that modules employed with system 80 need not have four levels and need not be CSP devices although that is preferred.
  • [0052]
    Thus, decode logic 86 may, on the appropriate signal from clock 84, generate a level select signal which, in a preferred embodiment, is a multi-bit signal that controls a multiplexing switch 90 associated with several data lines. Switch 90 is in a preferred embodiment, a high speed switch and a FET muliplexer would provide a preferred multiplexing switch 90 in the practice of a preferred mode of the invention. The fan out of multiplexing switch 90 may be any that provides a selection capability to a variety of device data lines from a DQ line from chipset 82. The DQ lines between chipset 82 and switches 90 are depicted by double-headed arrows 94(1), 94(2), 94(3) and 94(4). As with the depiction of stacked modules 10, only one multiplexing switch 90 is shown per memory expansion board 70, but those of skill will understand that multiple multiplexing switches 90 are employed in practice of the depicted preferred embodiment of the invention. The number of multiplexing switches 90 will depend upon the fan out ratios. For example, use of nine 8:32 multiplexing switches 90 would be preferred (if available) or 4:8 or 1:4 multiplexing switches 90 will also provide advantages as an example. It should be understood that there are merely examples and that a variety of multiplexing switches and ratios may be employed for multiplexing switches 90 although the type of switch and the ratios will affect the loading figures. Consequently, a FET mux is preferred for multiplexing switch 90 and a ratio of 1:4 is one of the preferred ratios to employ.
  • [0053]
    The depiction in FIG. 9 is illustrative only and not meant to be limiting. For example, a single DIMM board or expansion board 70 may be employed in a system 80 in accordance with the present invention as well as larger numbers of expansion boards 70. The number of expansion boards 70 that may function in system 80 is partially a function of the access speeds required and the signal conformity.
  • [0054]
    An exemplar multiplexing switch 90 has multiple inputs 92(a), 92(b), 92(c), and 92(d) to provide independent data lines for each level of an exemplar module 10 populated upon the respective memory expansion board 70. Thus, with a 1:4 switch 90, there will be 18 iterations of multiplexing switch 90, one for each of the 18 four-high module 10's populating memory expansion board 70(1). Thus, the system 80 shown in FIG. 9 presents a total of 288 memory devices. It should be noted that system 80 may be employed with ICs of any package type and need not be limited to DDR or DDRII or even CSP.
  • [0055]
    The data line of each level of the constituent CSPs of each module 10 is connected to one input 92 of a corresponding exemplar multiplexing switch 90. In response to the CS signal 88 from decode logic 86 on a DIMM expansion board 70, multiplexing switch 90 connects the appropriate one of the DQ signals 94 to one of the four levels of a module 10 on that memory expansion board 70. This switching of the data bus through multiplexing switch 90 may, in some systems, required further control signal connections as those of skill in the art will recognize to accommodate the data latency of one or more clocks cycles, CAS latency, and burst length, for example. In a preferred mode, expansion board 70 may keep all the constituent devices of the modules 10 as if each constituent device of the modules 10 were the target, instead of having to switch terminations each time a different CS is chosen. In some applications it may be preferred to terminate the end of the data line past the last DIMM expansion board 70. Other features may enable improvements to the efficiency of system 80 such as creating more CS banks by decoding the chip select lines.
  • [0056]
    In the system 80, the capacitive load presented to chipset 82 would be approximately the combination of the input capacitance of switching multiplexer 90 times the number of DIMM slots plus one DRAM device load plus one times the output capacitance of the multiplexing switch 90. In large systems, this will reduce capacitive loading by a notable amount, thus allowing more DIMM slots at higher speeds and/or more densely populated DIMMs. Memory access system 80 provides an opportunity to improve high speed memory performance and allows use of memory expansion configurations that might not otherwise be available due to capacitive loading in conventional DIMM systems.
  • [0057]
    Although the present invention has been described in detail, it will be apparent to those skilled in the art that the invention may be embodied in a variety of specific forms and that various changes, substitutions and alterations can be made without departing from the spirit and scope of the invention. The described embodiments are only illustrative and not restrictive and the scope of the invention is, therefore, indicated by the following claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3436604 *25 Apr 19661 Apr 1969Texas Instruments IncComplex integrated circuit array and method for fabricating same
US3654394 *8 Jul 19694 Apr 1972Gordon Eng CoField effect transistor switch, particularly for multiplexing
US3746934 *6 May 197117 Jul 1973Siemens AgStack arrangement of semiconductor chips
US3772776 *3 Dec 196920 Nov 1973Thomas & Betts CorpMethod of interconnecting memory plane boards
US4288841 *20 Sep 19798 Sep 1981Bell Telephone Laboratories, IncorporatedDouble cavity semiconductor chip carrier
US4513368 *22 May 198123 Apr 1985Data General CorporationDigital data processing system having object-based logical memory addressing and self-structuring modular memory
US4645944 *4 Sep 198424 Feb 1987Matsushita Electric Industrial Co., Ltd.MOS register for selecting among various data inputs
US4696525 *13 Dec 198529 Sep 1987Amp IncorporatedSocket for stacking integrated circuit packages
US4733461 *24 Dec 198529 Mar 1988Micro Co., Ltd.Method of stacking printed circuit boards
US4823234 *1 Jul 198618 Apr 1989Dai-Ichi Seiko Co., Ltd.Semiconductor device and its manufacture
US4833568 *29 Jan 198823 May 1989Berhold G MarkThree-dimensional circuit component assembly and method corresponding thereto
US4862249 *17 Apr 198729 Aug 1989Xoc Devices, Inc.Packaging system for stacking integrated circuits
US4891789 *3 Mar 19882 Jan 1990Bull Hn Information Systems, Inc.Surface mounted multilayer memory printed circuit board
US4911643 *3 Aug 198927 Mar 1990Beta Phase, Inc.High density and high signal integrity connector
US4953060 *5 May 198928 Aug 1990Ncr CorporationStackable integrated circuit chip package with improved heat removal
US4956694 *4 Nov 198811 Sep 1990Dense-Pac Microsystems, Inc.Integrated circuit chip stacking
US4983533 *28 Oct 19878 Jan 1991Irvine Sensors CorporationHigh-density electronic modules - process and product
US5041015 *30 Mar 199020 Aug 1991Cal Flex, Inc.Electrical jumper assembly
US5099393 *25 Mar 199124 Mar 1992International Business Machines CorporationElectronic package for high density applications
US5117282 *29 Oct 199026 May 1992Harris CorporationStacked configuration for integrated circuit devices
US5138430 *6 Jun 199111 Aug 1992International Business Machines CorporationHigh performance versatile thermally enhanced IC chip mounting
US5159434 *1 Feb 199127 Oct 1992Hitachi, Ltd.Semiconductor device having a particular chip pad structure
US5222014 *2 Mar 199222 Jun 1993Motorola, Inc.Three-dimensional multi-chip pad array carrier
US5224023 *10 Feb 199229 Jun 1993Smith Gary WFoldable electronic assembly module
US5239198 *2 Jul 199224 Aug 1993Motorola, Inc.Overmolded semiconductor device having solder ball and edge lead connective structure
US5259770 *19 Mar 19929 Nov 1993Amp IncorporatedImpedance controlled elastomeric connector
US5261068 *25 May 19909 Nov 1993Dell Usa L.P.Dual path memory retrieval system for an interleaved dynamic RAM memory unit
US5281852 *10 Dec 199125 Jan 1994Normington Peter J CSemiconductor device including stacked die
US5313097 *16 Nov 199217 May 1994International Business Machines, Corp.High density memory module
US5428190 *2 Jul 199327 Jun 1995Sheldahl, Inc.Rigid-flex board with anisotropic interconnect and method of manufacture
US5448511 *1 Jun 19945 Sep 1995Storage Technology CorporationMemory stack with an integrated interconnect and mounting structure
US5484959 *11 Dec 199216 Jan 1996Staktek CorporationHigh density lead-on-package fabrication method and apparatus
US5543664 *20 Jan 19956 Aug 1996Staktek CorporationUltra high density integrated circuit package
US5566051 *30 Aug 199415 Oct 1996Staktek CorporationUltra high density integrated circuit packages method and apparatus
US5572065 *24 Oct 19945 Nov 1996Staktek CorporationHermetically sealed ceramic integrated circuit heat dissipating package
US5612570 *13 Apr 199518 Mar 1997Dense-Pac Microsystems, Inc.Chip stack and method of making same
US5642055 *12 Apr 199524 Jun 1997Particle Interconnect, Inc.Electrical interconnect using particle enhanced joining of metal surfaces
US5644161 *7 Jun 19951 Jul 1997Staktek CorporationUltra-high density warp-resistant memory module
US5763296 *12 Aug 19949 Jun 1998Sgs-Thomson Microelectronics S.R.L.Method for fabricating an electronic device structure with studs locating lead frame on backing plate
US5776797 *2 Jul 19977 Jul 1998Fairchild Space And Defense CorporationThree-dimensional flexible assembly of integrated circuits
US5778552 *8 May 199614 Jul 1998Renishaw PlcTouch sensor
US5801437 *11 Aug 19951 Sep 1998Staktek CorporationThree-dimensional warp-resistant integrated circuit module method and apparatus
US5805422 *15 Aug 19978 Sep 1998Nec CorporationSemiconductor package with flexible board and method of fabricating the same
US5869353 *17 Nov 19979 Feb 1999Dense-Pac Microsystems, Inc.Modular panel stacking process
US5917709 *16 Jun 199729 Jun 1999Eastman Kodak CompanyMultiple circuit board assembly having an interconnect mechanism that includes a flex connector
US5926369 *22 Jan 199820 Jul 1999International Business Machines CorporationVertically integrated multi-chip circuit package with heat-sink support
US5949657 *25 Aug 19987 Sep 1999Karabatsos; ChrisBottom or top jumpered foldable electronic assembly
US5953215 *26 Jun 199814 Sep 1999Karabatsos; ChrisApparatus and method for improving computer memory speed and capacity
US6014316 *10 Jun 199811 Jan 2000Irvine Sensors CorporationIC stack utilizing BGA contacts
US6028365 *30 Mar 199822 Feb 2000Micron Technology, Inc.Integrated circuit package and method of fabrication
US6072233 *4 May 19986 Jun 2000Micron Technology, Inc.Stackable ball grid array package
US6097087 *31 Oct 19971 Aug 2000Micron Technology, Inc.Semiconductor package including flex circuit, interconnects and dense array external contacts
US6121676 *11 Dec 199719 Sep 2000Tessera, Inc.Stacked microelectronic assembly and method therefor
US6172874 *6 Apr 19989 Jan 2001Silicon Graphics, Inc.System for stacking of integrated circuit packages
US6205654 *28 Dec 199827 Mar 2001Staktek Group L.P.Method of manufacturing a surface mount package
US6208521 *19 May 199827 Mar 2001Nitto Denko CorporationFilm carrier and laminate type mounting structure using same
US6222737 *23 Apr 199924 Apr 2001Dense-Pac Microsystems, Inc.Universal package and method of forming the same
US6225688 *4 Feb 19991 May 2001Tessera, Inc.Stacked microelectronic assembly and method therefor
US6233650 *1 Apr 199815 May 2001Intel CorporationUsing FET switches for large memory arrays
US6262895 *13 Jan 200017 Jul 2001John A. ForthunStackable chip package with flex carrier
US6265660 *18 Aug 200024 Jul 2001Micron Technology, Inc.Package stack via bottom leaded plastic (BLP) packaging
US6266252 *13 Sep 199924 Jul 2001Chris KarabatsosApparatus and method for terminating a computer memory bus
US6281577 *22 Apr 199728 Aug 2001Pac Tech-Packaging Technologies GmbhChips arranged in plurality of planes and electrically connected to one another
US6300679 *1 Jun 19989 Oct 2001Semiconductor Components Industries, LlcFlexible substrate for packaging a semiconductor component
US6323060 *5 May 199927 Nov 2001Dense-Pac Microsystems, Inc.Stackable flex circuit IC package and method of making same
US6351029 *19 May 200026 Feb 2002Harlan R. IsaakStackable flex circuit chip package and method of making same
US6360433 *19 Sep 200026 Mar 2002Andrew C. RossUniversal package and method of forming the same
US6368896 *23 Apr 19999 Apr 2002Micron Technology, Inc.Method of wafer level chip scale packaging
US6376769 *14 Mar 200023 Apr 2002Amerasia International Technology, Inc.High-density electronic package, and method for making same
US6392162 *10 Nov 200021 May 2002Chris KarabatsosDouble-sided flexible jumper assembly and method of manufacture
US6410857 *13 Aug 200125 Jun 2002Lockheed Martin CorporationSignal cross-over interconnect for a double-sided circuit card assembly
US6426240 *25 Jun 200130 Jul 2002Harlan R. IsaakStackable flex circuit chip package and method of making same
US6426549 *3 Nov 200030 Jul 2002Harlan R. IsaakStackable flex circuit IC package and method of making same
US6433418 *29 Apr 199913 Aug 2002Fujitsu LimitedApparatus for a vertically accumulable semiconductor device with external leads secured by a positioning mechanism
US6444921 *3 Feb 20003 Sep 2002Fujitsu LimitedReduced stress and zero stress interposers for integrated-circuit chips, multichip substrates, and the like
US6446158 *17 May 20003 Sep 2002Chris KarabatsosMemory system using FET switches to select memory banks
US6462412 *17 Jan 20018 Oct 2002Sony CorporationFoldable, flexible laminate type semiconductor apparatus with reinforcing and heat-radiating plates
US6465877 *27 Mar 200015 Oct 2002Micron Technology, Inc.Semiconductor package including flex circuit, interconnects and dense array external contacts
US6465893 *19 Oct 200015 Oct 2002Tessera, Inc.Stacked chip assembly
US6473308 *19 Apr 200129 Oct 2002John A. ForthunStackable chip package with flex carrier
US6486544 *3 Sep 199926 Nov 2002Seiko Epson CorporationSemiconductor device and method manufacturing the same, circuit board, and electronic instrument
US6514793 *25 Jun 20014 Feb 2003Dpac Technologies Corp.Stackable flex circuit IC package and method of making same
US6552910 *28 Jun 200022 Apr 2003Micron Technology, Inc.Stacked-die assemblies with a plurality of microelectronic devices and methods of manufacture
US6560117 *30 Aug 20016 May 2003Micron Technology, Inc.Packaged microelectronic die assemblies and methods of manufacture
US6588095 *27 Apr 20018 Jul 2003Hewlett-Packard Development Company, Lp.Method of processing a device by electrophoresis coating
US6590282 *12 Apr 20028 Jul 2003Industrial Technology Research InstituteStacked semiconductor package formed on a substrate and method for fabrication
US6600222 *17 Jul 200229 Jul 2003Intel CorporationStacked microelectronic packages
US6614664 *8 Aug 20012 Sep 2003Samsung Electronics Co., Ltd.Memory module having series-connected printed circuit boards
US6620651 *23 Oct 200116 Sep 2003National Starch And Chemical Investment Holding CorporationAdhesive wafers for die attach application
US6627984 *24 Jul 200130 Sep 2003Dense-Pac Microsystems, Inc.Chip stack with differing chip package types
US6677670 *25 Apr 200113 Jan 2004Seiko Epson CorporationSemiconductor device
US20010040793 *31 Jan 200115 Nov 2001Tetsuya InabaElectronic device and method of producing the same
US20020006032 *11 Jan 200117 Jan 2002Chris KarabatsosLow-profile registered DIMM
US20020101261 *29 Jan 20021 Aug 2002Chris KarabatsosTri-directional, high-speed bus switch
US20020139577 *27 Mar 20013 Oct 2002Miller Charles A.In-street integrated circuit wafer via
US20020164838 *5 Jun 20017 Nov 2002Moon Ow CheeFlexible ball grid array chip scale packages and methods of fabrication
US20030168725 *28 Oct 200211 Sep 2003Tessera, Inc.Methods of making microelectronic assemblies including folded substrates
US20040021211 *6 Sep 20025 Feb 2004Tessera, Inc.Microelectronic adaptors, assemblies and methods
US20040150107 *29 Dec 20035 Aug 2004Cha Ki BonStack package and fabricating method thereof
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US734441019 Dec 200618 Mar 2008International Business Machines CorporationBlade server expansion
US760891915 Nov 200627 Oct 2009University Of Notre Dame Du LacInterconnect packaging systems
US7612443 *3 Sep 20043 Nov 2009University Of Notre Dame Du LacInter-chip communication
US7629538 *10 Nov 20068 Dec 2009The Boeing CompanyStripline flex circuit
US7885079 *29 Sep 20068 Feb 2011Industrial Technology Research InstituteFlexible electronic assembly
US802196515 Nov 200620 Sep 2011University Of Norte Dame Du LacInter-chip communication
US81666425 Nov 20091 May 2012The Boeing CompanyStripline flex circuit
US8269343 *19 Sep 200818 Sep 2012Spansion LlcSemiconductor device including a pressure-contact section
US858801720 Sep 201119 Nov 2013Samsung Electronics Co., Ltd.Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same
US862370015 Nov 20067 Jan 2014University Of Notre Dame Du LacInter-chip communication
US932458320 Jan 201226 Apr 2016Nantong Fujitsu Microelectronics Co., Ltd.Packaging method
US962047317 Jan 201411 Apr 2017University Of Notre Dame Du LacQuilt packaging system with interdigitated interconnecting nodules for inter-chip alignment
US20080041617 *29 Sep 200621 Feb 2008Industrial Technology Research InstituteFlexible electronic assembly
US20080110020 *10 Nov 200615 May 2008Heisen Peter TStripline flex circuit
US20090236721 *19 Sep 200824 Sep 2009Kouichi MeguroSemiconductor device and manufacturing method thereof
US20100043223 *5 Nov 200925 Feb 2010The Boeing CompanyStripline Flex Circuit
US20110090413 *27 Dec 201021 Apr 2011Industrial Technology Research Institute3-dimensional image display
US20160135290 *30 Apr 201412 May 2016Tatsuta Electric Wire & Cable Co., Ltd.Shape-retaining film, and shape-retaining-type flexible circuit board provided with same shape-retaining film
CN102157401A *30 Jan 201117 Aug 2011南通富士通微电子股份有限公司High-density SIP (system in package) method of chip