US20040173941A1 - Exposed die molding apparatus - Google Patents

Exposed die molding apparatus Download PDF

Info

Publication number
US20040173941A1
US20040173941A1 US10/797,287 US79728704A US2004173941A1 US 20040173941 A1 US20040173941 A1 US 20040173941A1 US 79728704 A US79728704 A US 79728704A US 2004173941 A1 US2004173941 A1 US 2004173941A1
Authority
US
United States
Prior art keywords
circuit package
molding
support plate
cavity plate
set forth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/797,287
Inventor
Todd Bolken
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/797,287 priority Critical patent/US20040173941A1/en
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BOLKEN, TODD O.
Publication of US20040173941A1 publication Critical patent/US20040173941A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Definitions

  • the present invention relates generally to microelectronic packaging and, more particularly, to a method and apparatus for applying a protective ring about the perimeter of an exposed die face.
  • Packaging of electrical circuits is a key element in the technological development of any device containing electrical components.
  • Several technologies have been developed to provide a means of mounting these electrical components on a surface such as a printed circuit board (PCB).
  • PCB printed circuit board
  • Fine pitch surface mount (FPT), pin grid array (PGA), and ball grid array (BGA) are examples of leading surface mount technologies.
  • BGA technology offers several advantages over FPT and PGA.
  • advantages of BGA are: reduced co-planarity problems, since there are no leads; reduced placement problems; reduced paste printing problems; reduced handling damage; smaller size; better electrical and thermal performance; better package yield; better board assembly yield; higher interconnect density; multi-layer interconnect options; higher IO's for a given footprint; easier extension to multi-chip modules; and faster design-to-production cycle time.
  • a BGA semiconductor package generally includes a semiconductor chip mounted on the upper surface of a substrate.
  • the semiconductor chip may be electrically coupled to the substrate by bonding wires.
  • the substrate contains conductive routing which allows the signals to pass from the semiconductor chip on the top side of the substrate, through the substrate, and to pads on the underside of the substrate.
  • a plurality of solder balls are deposited and electrically coupled to the pads on the underside of the substrate to be used as input/output terminals for electrically connecting the substrate to a PCB or other external device.
  • the semiconductor chip is often encapsulated in a molding compound.
  • vacuum based systems are implemented to inject a molding compound which completely encompasses the chip.
  • the overall height of the circuit package will be increased.
  • the current system for encapsulating the semiconductor chip implements vacuum ports to seat the film which is used to separate the molding compound from the packaging system after encapsulation is complete. These vacuum ports may become contaminated with the molding compound which is used to encase the semiconductor chip.
  • the present invention may address one or more of the problems set forth above.
  • the circuit package 10 typically includes a semiconductor chip 20 , such as a memory die.
  • the semiconductor chip 20 is mounted on a substrate 30 and electrically coupled to the substrate 30 by bond wires (not shown).
  • a molding compound 40 is generally used to encapsulate the semiconductor chip 20 .
  • the purpose of the molding compound 40 is to protect the semiconductor chip 20 and the bond wires (not shown) from external elements.
  • Solder balls 50 may be deposited on the back side of the substrate 30 so that the circuit package 10 may be electrically coupled to a printed circuit board (PCB) in order to incorporate the circuit package 10 into a system.
  • PCB printed circuit board
  • FIG. 2 illustrates a method and apparatus for encapsulating a circuit package 10 .
  • a bottom support plate 60 is generally made of a rigid substance such as metal.
  • the bottom support plate 60 contains a molding cavity 70 which is used to encapsulate the circuit package 10 .
  • the bottom support plate 60 also contains vacuum holes 80 which are used to seat a film 90 in the molding cavity 70 .
  • the film 90 separates the molding compound from the molding equipment once the semiconductor chip 20 has been encapsulated.
  • the circuit package 10 is placed on the support plate 60 so that the edges of the substrate 30 are in contact with the film 90 , and so that the semiconductor chip 20 occupies the molding cavity 70 .
  • the semiconductor chip 20 is not in contact with the bottom support plate 60 or the film 90 , but rather is suspended in the molding cavity 70 to be injected with a molding compound.
  • a top support plate 100 is generally used to secure the circuit package 10 during the injection process.
  • a molding compound such as a resin, is injected into the molding cavity 70 . Once the molding compound solidifies, the circuit package 10 is removed from the molding equipment.
  • This method of “die side down” encapsulation described above presents several problems.
  • this method of encapsulation adds additional undesirable thickness to the circuit package 10 .
  • the overall height increase of the circuit package is generally 100-300 microns.
  • FIGS. 3-9 illustrate an exposed die molding apparatus and a method for producing an exposed die molded circuit package.
  • FIGS. 3-5 illustrate the manner in which the molding process generally operates. Specifically, FIG. 3 illustrates a partial cross-section of the circuit package 10 mounted in the molding apparatus 25 , in accordance with the present invention.
  • the film 95 is brought in contact with the bottom support plate 65 .
  • the cavity plate 110 is seated on top of the film 95 .
  • the cavity plate 110 contains a molding cavity 75 .
  • the depth of the molding cavity 75 is approximately equal to the thickness of the semiconductor chip 20 .
  • the semiconductor chip 20 is brought in contact with the film 95 since the walls of the molding cavity 75 are only about as high as the semiconductor chip 20 .
  • the cavity plate 110 is constructed such that the molding cavity 75 may receive the semiconductor chip 20 while the substrate 30 is disposed upon the top surface of the cavity plate 110 .
  • the raised portion of the bottom support plate 65 is brought in contact with the top surface of the semiconductor chip 20 , with only the film 95 separating the two plates.
  • the molding cavity 75 is formed by the molding cavity sidewall 120 which is part of the cavity plate 110 , and the edge of the semiconductor chip 20 , shown as reference number 130 .
  • the floor of the molding cavity 75 is formed when the cavity plate 110 is disposed on the film 95 .
  • the substrate 30 provides the final containment surface to form the molding cavity 75 .
  • the top support plate 100 is disposed upon the cavity plate 110 and the substrate 30 to secure the circuit package 10 during the molding compound injection process.
  • FIG. 3 also illustrates a substrate slot 140 .
  • the substrate slot 140 is actually a slot which has been cut in the substrate to allow the bond wires from the semiconductor chip 20 to be electrically coupled to the substrate 30 .
  • the semiconductor chip 20 is electrically coupled to the substrate 30 by bond wires 150 .
  • Exemplary bond wires 150 are illustrated. Because one of the purposes of the molding compound is to protect the electrical connections such as bond wires 150 , the molding compound is advantageously injected about the connections.
  • the cavity plate 110 is constructed such that the molding compound will flow through the substrate slot 140 to encapsulate the bond wires 150 .
  • the top support plate 105 contains a molding pocket 160 .
  • FIG. 4 illustrates the apparatus disclosed in FIG. 3 after the molding compound 170 has been injected into the system.
  • the hatch lines in FIG. 4 illustrate where the molding compound 170 has been injected. It is significant to note that the molding compound is not injected onto the top surface of the semiconductor chip 20 . Thus, there is no additional height added to the circuit package 10 .
  • the disclosed apparatus 25 does not require a vacuum system to seat the film 95 against the bottom support plate 65 . Because the top surface of the semiconductor chip 20 is disposed directly upon the film 95 with no space left in the molding cavity 75 to allow the top side of the semiconductor chip 20 to be encapsulated, the film 95 will automatically be pressed flat once the cavity plate 110 is disposed upon the bottom support plate 65 . Thus, the vacuum system which was used in the conventional encapsulating machines is no longer utilized to assist in seating the film 95 flush with the bottom support plate 65 to form the top surface of the molding cavity 75 .
  • FIG. 5 illustrates the circuit package 10 after the molding compound 170 has solidified, and the circuit package 10 has been ejected.
  • the apparatus 25 used to encapsulate the circuit package 10 will be explained in greater detail in FIGS. 6A and 6B.
  • the purpose of FIG. 5 is simply to illustrate the completed stage of the encapsulation process.
  • FIG. 5 thus contains the same elements as FIGS. 3 and 4.
  • the circuit package 10 may be ejected from the encapsulation system.
  • the cavity plate 110 is separated from bottom support plate 65 by any suitable means, such as a cavity plate push rod 180 , for example.
  • the cavity plate push rod 180 is a rod which may be contained within the bottom support plate 65 during the encapsulation process.
  • the cavity plate push rod 180 is extended thereby elevating the cavity plate 110 from its prior position (as shown in FIGS. 3 and 4).
  • the film 95 returns to its feed position as will be shown in FIG. 6B (since the cavity plate 110 is no longer forcing the film 95 downwardly into contact with the bottom support plate 65 ).
  • the bottom support plate 65 may also contain rail ejection pins 190 which are used to eject an encapsulated circuit package 10 from the cavity plate 110 after the molding injection process is complete.
  • FIG. 6A illustrates a top plan view
  • FIG. 6B illustrates a side view of a molding apparatus 25
  • the apparatus 25 is shown in its ejected position.
  • the film 95 is positioned proximate to the bottom support plate 65 .
  • the film is held in place during processing by a feed roller 200 and a take up roller 210 .
  • the cavity plate push rods 180 and the rail ejection pins 190 are contained within the bottom support plate 65 .
  • the cavity plate 110 is thus sitting on top of the film 95 which in turn forces the film 95 downwardly and against the bottom support plate 65 .
  • the substrate 30 which is coupled to the semiconductor chip 20 is disposed on the cavity plate 110 .
  • the substrate 30 contains a plurality of semiconductor chips 20 . After injection of the molding compound 170 (not shown) and removal from the injection apparatus 25 , the substrate 30 will be cut to provide individual circuit packages 10 .
  • the molding compound is injected through a molding compound injection slot 220 .
  • the cavity plate 10 is elevated by the cavity plate push rod 180 .
  • the substrate 30 is then removed by pushing it out of the cavity plate 110 by means of the rail ejection pins 190 .
  • the apparatus 25 will look like the side view shown in FIG. 6B and the partial cross-sectional view shown in FIG. 5.
  • top support plate 105 is not illustrated in the present figure. However, it should be understood that the top support plate 105 is also positioned on top of the cavity plate 110 during the injection processing.
  • the film 95 may be omitted.
  • One of the other purposes of the film 95 may be to account for height differences in circuit packages 10 .
  • the film 95 may be comprised of a resilient material which ensures contact despite height variations in substrate packages 10 .
  • the bottom cavity plate 65 is comprised of a resilient material, such as composite material, rather than a solid material, such as metal, the film 95 may not be necessary.
  • FIG. 7 illustrates a top plan view of the circuit package 10 .
  • the molding compound 170 completely surrounds the semiconductor chip 20 .
  • the molding compound 170 does not extend to the edge of the substrate 30 .
  • the molding compound 170 could be extended to the edge of the substrate 30 or with a different cavity plate fixture the molding compound 170 could extend beyond the edges of the substrate 30 , in such a way so as to contain the substrate 30 completely within the molding compound 170 .
  • FIG. 8 illustrates a partial cross-sectional view of the circuit package 10 after the injection process. It can be seen that the molding compound 170 does not extend above the height of the semiconductor chip 20 . Because the semiconductor chip 20 is left with its face exposed, there is no additional height added to the circuit package 10 by the injection processing. Solder balls 50 may be attached to the substrate 30 to couple the circuit package 10 to another substrate or PCB for use in a system. However, it should also be appreciated that other means, such as pins, may be used to electrically couple the circuit package 10 to another substrate or PCB.
  • FIG. 9 illustrates a top plan view of the back side of the circuit package 10 .
  • solder pads 230 may be disposed upon the back side of the substrate 30 to receive solder balls 50 (not shown) for electrical coupling to a substrate or PCB for use in a system.
  • the substrate 30 contains a slot 140 through which the semiconductor chip 20 (not shown) is coupled to the substrate 30 through the use of bond wires (not shown).
  • bond wires not shown

Abstract

A method and apparatus for applying a protective ring about the perimeter of an exposed die face. Specifically, a semiconductor chip is coupled to the upper surface of a substrate. The edges of the semiconductor chip are protected by a molding compound which is disposed about the perimeter of the chip and on all or a portion of the substrate. The molding system which is used to apply the protective ring comprises three molding plates and does not require a vacuum-based system to hold the package stationary during the encapsulation process. By not applying a molding compound on the top surface of the semiconductor chip, no height is added to the package.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The present application is a divisional of U.S. application Ser. No. 09/516,080, filed on Mar. 1, 2000.[0001]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention relates generally to microelectronic packaging and, more particularly, to a method and apparatus for applying a protective ring about the perimeter of an exposed die face. [0003]
  • 2. Description of the Related Art [0004]
  • This section is intended to introduce the reader to various aspects of art which may be related to various aspects of the present invention which are described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present invention. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of prior art. [0005]
  • Packaging of electrical circuits is a key element in the technological development of any device containing electrical components. Several technologies have been developed to provide a means of mounting these electrical components on a surface such as a printed circuit board (PCB). Fine pitch surface mount (FPT), pin grid array (PGA), and ball grid array (BGA) are examples of leading surface mount technologies. [0006]
  • BGA technology offers several advantages over FPT and PGA. Among the most often cited advantages of BGA are: reduced co-planarity problems, since there are no leads; reduced placement problems; reduced paste printing problems; reduced handling damage; smaller size; better electrical and thermal performance; better package yield; better board assembly yield; higher interconnect density; multi-layer interconnect options; higher IO's for a given footprint; easier extension to multi-chip modules; and faster design-to-production cycle time. [0007]
  • A BGA semiconductor package generally includes a semiconductor chip mounted on the upper surface of a substrate. The semiconductor chip may be electrically coupled to the substrate by bonding wires. The substrate contains conductive routing which allows the signals to pass from the semiconductor chip on the top side of the substrate, through the substrate, and to pads on the underside of the substrate. A plurality of solder balls are deposited and electrically coupled to the pads on the underside of the substrate to be used as input/output terminals for electrically connecting the substrate to a PCB or other external device. [0008]
  • To protect the semiconductor chip and bonding wires from external elements such as moisture, dust, or impact, the semiconductor chip is often encapsulated in a molding compound. To encapsulate the semiconductor chip, vacuum based systems are implemented to inject a molding compound which completely encompasses the chip. Disadvantageously, by encasing the entire semiconductor chip in a molding compound, the overall height of the circuit package will be increased. Further, the current system for encapsulating the semiconductor chip implements vacuum ports to seat the film which is used to separate the molding compound from the packaging system after encapsulation is complete. These vacuum ports may become contaminated with the molding compound which is used to encase the semiconductor chip. [0009]
  • The present invention may address one or more of the problems set forth above.[0010]
  • DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS
  • One or more specific embodiments of the present invention will be described below. In an effort to provide a concise description of these embodiments, not all features of an actual implementation are described in the specification. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming, but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure. [0011]
  • Turning now to the drawings, and referring initially to FIG. 1, a partial cross-sectional view depicting an exemplary encapsulated circuit package generally designated by [0012] reference numeral 10 is illustrated. The circuit package 10 typically includes a semiconductor chip 20, such as a memory die. The semiconductor chip 20 is mounted on a substrate 30 and electrically coupled to the substrate 30 by bond wires (not shown). A molding compound 40 is generally used to encapsulate the semiconductor chip 20. The purpose of the molding compound 40 is to protect the semiconductor chip 20 and the bond wires (not shown) from external elements. Solder balls 50 may be deposited on the back side of the substrate 30 so that the circuit package 10 may be electrically coupled to a printed circuit board (PCB) in order to incorporate the circuit package 10 into a system.
  • FIG. 2 illustrates a method and apparatus for encapsulating a [0013] circuit package 10. A bottom support plate 60 is generally made of a rigid substance such as metal. The bottom support plate 60 contains a molding cavity 70 which is used to encapsulate the circuit package 10. The bottom support plate 60 also contains vacuum holes 80 which are used to seat a film 90 in the molding cavity 70. The film 90 separates the molding compound from the molding equipment once the semiconductor chip 20 has been encapsulated.
  • To encapsulate the [0014] semiconductor chip 20, the circuit package 10 is placed on the support plate 60 so that the edges of the substrate 30 are in contact with the film 90, and so that the semiconductor chip 20 occupies the molding cavity 70. The semiconductor chip 20 is not in contact with the bottom support plate 60 or the film 90, but rather is suspended in the molding cavity 70 to be injected with a molding compound. A top support plate 100 is generally used to secure the circuit package 10 during the injection process. During the encapsulation process, a molding compound, such as a resin, is injected into the molding cavity 70. Once the molding compound solidifies, the circuit package 10 is removed from the molding equipment.
  • This method of “die side down” encapsulation described above presents several problems. First, many such molding machines do not use a vacuum to seat the [0015] film 90 during this type of molding procedure. Thus, such equipment must be modified to facilitate this type of encapsulation. Second, the vacuum assist which is used to seat the film 90 in the molding cavity 70 often creates wrinkles in the film 90, which are subsequently transferred into the molding compound and, finally, to the encapsulated circuit package 10. Third, this method of encapsulation adds additional undesirable thickness to the circuit package 10. The overall height increase of the circuit package is generally 100-300 microns.
  • To address these shortcomings, FIGS. 3-9 illustrate an exposed die molding apparatus and a method for producing an exposed die molded circuit package. FIGS. 3-5 illustrate the manner in which the molding process generally operates. Specifically, FIG. 3 illustrates a partial cross-section of the [0016] circuit package 10 mounted in the molding apparatus 25, in accordance with the present invention. The film 95 is brought in contact with the bottom support plate 65. The cavity plate 110 is seated on top of the film 95. The cavity plate 110 contains a molding cavity 75. Here, the depth of the molding cavity 75 is approximately equal to the thickness of the semiconductor chip 20. As the circuit package 10 is mounted die side down within the cavity plate 110, the semiconductor chip 20 is brought in contact with the film 95 since the walls of the molding cavity 75 are only about as high as the semiconductor chip 20. The cavity plate 110 is constructed such that the molding cavity 75 may receive the semiconductor chip 20 while the substrate 30 is disposed upon the top surface of the cavity plate 110. As the cavity plate 110 is disposed upon the film 95 the raised portion of the bottom support plate 65 is brought in contact with the top surface of the semiconductor chip 20, with only the film 95 separating the two plates. Thus, the molding cavity 75 is formed by the molding cavity sidewall 120 which is part of the cavity plate 110, and the edge of the semiconductor chip 20, shown as reference number 130. The floor of the molding cavity 75 is formed when the cavity plate 110 is disposed on the film 95. The substrate 30 provides the final containment surface to form the molding cavity 75. The top support plate 100 is disposed upon the cavity plate 110 and the substrate 30 to secure the circuit package 10 during the molding compound injection process.
  • FIG. 3 also illustrates a [0017] substrate slot 140. The substrate slot 140 is actually a slot which has been cut in the substrate to allow the bond wires from the semiconductor chip 20 to be electrically coupled to the substrate 30. In one embodiment, the semiconductor chip 20 is electrically coupled to the substrate 30 by bond wires 150. Exemplary bond wires 150 are illustrated. Because one of the purposes of the molding compound is to protect the electrical connections such as bond wires 150, the molding compound is advantageously injected about the connections. Thus, the cavity plate 110 is constructed such that the molding compound will flow through the substrate slot 140 to encapsulate the bond wires 150. To encapsulate the bond wires 150 completely, the top support plate 105 contains a molding pocket 160.
  • FIG. 4 illustrates the apparatus disclosed in FIG. 3 after the [0018] molding compound 170 has been injected into the system. The hatch lines in FIG. 4 illustrate where the molding compound 170 has been injected. It is significant to note that the molding compound is not injected onto the top surface of the semiconductor chip 20. Thus, there is no additional height added to the circuit package 10.
  • Significantly, the disclosed [0019] apparatus 25 does not require a vacuum system to seat the film 95 against the bottom support plate 65. Because the top surface of the semiconductor chip 20 is disposed directly upon the film 95 with no space left in the molding cavity 75 to allow the top side of the semiconductor chip 20 to be encapsulated, the film 95 will automatically be pressed flat once the cavity plate 110 is disposed upon the bottom support plate 65. Thus, the vacuum system which was used in the conventional encapsulating machines is no longer utilized to assist in seating the film 95 flush with the bottom support plate 65 to form the top surface of the molding cavity 75.
  • FIG. 5 illustrates the [0020] circuit package 10 after the molding compound 170 has solidified, and the circuit package 10 has been ejected. The apparatus 25 used to encapsulate the circuit package 10 will be explained in greater detail in FIGS. 6A and 6B. The purpose of FIG. 5 is simply to illustrate the completed stage of the encapsulation process. FIG. 5 thus contains the same elements as FIGS. 3 and 4. Once the molding compound 170 solidifies, the circuit package 10 may be ejected from the encapsulation system. The cavity plate 110 is separated from bottom support plate 65 by any suitable means, such as a cavity plate push rod 180, for example. The cavity plate push rod 180 is a rod which may be contained within the bottom support plate 65 during the encapsulation process. Once the process is complete and the molding compound 170 solidifies, the cavity plate push rod 180 is extended thereby elevating the cavity plate 110 from its prior position (as shown in FIGS. 3 and 4). As the cavity plate 110 is elevated by the cavity plate push rod 180, the film 95 returns to its feed position as will be shown in FIG. 6B (since the cavity plate 110 is no longer forcing the film 95 downwardly into contact with the bottom support plate 65). The bottom support plate 65 may also contain rail ejection pins 190 which are used to eject an encapsulated circuit package 10 from the cavity plate 110 after the molding injection process is complete.
  • Turning now to FIGS. 6A and 6B, the molding process and [0021] apparatus 25 can be better explained. FIG. 6A illustrates a top plan view, and FIG. 6B illustrates a side view of a molding apparatus 25. Referring first to the side view of FIG. 6B, the apparatus 25 is shown in its ejected position. As can be seen, the film 95 is positioned proximate to the bottom support plate 65. The film is held in place during processing by a feed roller 200 and a take up roller 210. During the injection processing, the cavity plate push rods 180 and the rail ejection pins 190 are contained within the bottom support plate 65. The cavity plate 110 is thus sitting on top of the film 95 which in turn forces the film 95 downwardly and against the bottom support plate 65. The substrate 30 which is coupled to the semiconductor chip 20 is disposed on the cavity plate 110. At this point in the processing, the substrate 30 contains a plurality of semiconductor chips 20. After injection of the molding compound 170 (not shown) and removal from the injection apparatus 25, the substrate 30 will be cut to provide individual circuit packages 10.
  • When the [0022] apparatus 25 is in its injection position (as shown in FIGS. 3 and 4), the molding compound is injected through a molding compound injection slot 220. Once the molding compound has solidified, the cavity plate 10 is elevated by the cavity plate push rod 180. The substrate 30 is then removed by pushing it out of the cavity plate 110 by means of the rail ejection pins 190. Thus, once the injection process is complete and before the substrate 30 is removed from the apparatus 25, the apparatus 25 will look like the side view shown in FIG. 6B and the partial cross-sectional view shown in FIG. 5. As should be evident from these figures, there is no need for a vacuum apparatus to be contained within the bottom support plate 65 to seat the film 95 during the injection processing since the cavity plate 10 will force the film 95 flat against bottom support plate 65. For simplicity, the top support plate 105 is not illustrated in the present figure. However, it should be understood that the top support plate 105 is also positioned on top of the cavity plate 110 during the injection processing.
  • In an alternate embodiment, the [0023] film 95 may be omitted. One of the other purposes of the film 95 may be to account for height differences in circuit packages 10. To ensure that all semiconductor chips 20 are seated flush against the bottom support plate 65, the film 95 may be comprised of a resilient material which ensures contact despite height variations in substrate packages 10. However, if the bottom cavity plate 65 is comprised of a resilient material, such as composite material, rather than a solid material, such as metal, the film 95 may not be necessary.
  • FIGS. 7, 8 and [0024] 9 illustrate the separated circuit package 10 once the injection processing is complete. FIG. 7 illustrates a top plan view of the circuit package 10. As can be seen, the molding compound 170 completely surrounds the semiconductor chip 20. In one embodiment, the molding compound 170 does not extend to the edge of the substrate 30. However, it should be appreciated that the molding compound 170 could be extended to the edge of the substrate 30 or with a different cavity plate fixture the molding compound 170 could extend beyond the edges of the substrate 30, in such a way so as to contain the substrate 30 completely within the molding compound 170.
  • FIG. 8 illustrates a partial cross-sectional view of the [0025] circuit package 10 after the injection process. It can be seen that the molding compound 170 does not extend above the height of the semiconductor chip 20. Because the semiconductor chip 20 is left with its face exposed, there is no additional height added to the circuit package 10 by the injection processing. Solder balls 50 may be attached to the substrate 30 to couple the circuit package 10 to another substrate or PCB for use in a system. However, it should also be appreciated that other means, such as pins, may be used to electrically couple the circuit package 10 to another substrate or PCB.
  • FIG. 9 illustrates a top plan view of the back side of the [0026] circuit package 10. Again, in one particular embodiment of the present invention, solder pads 230 may be disposed upon the back side of the substrate 30 to receive solder balls 50 (not shown) for electrical coupling to a substrate or PCB for use in a system. Also, in this particular embodiment, the substrate 30 contains a slot 140 through which the semiconductor chip 20 (not shown) is coupled to the substrate 30 through the use of bond wires (not shown). Thus, in this embodiment it may also be desirable to inject molding compound 170 through the slot 140 to encase the bond wires to protect them from external contacts. It should be appreciated that if the semiconductor chip 20 is electrically coupled to the substrate 30 by some other means, the slot 140 in the substrate 30 may not be present and thus no molding compound 170 will be used in the region shown in FIG. 9.
  • While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims. [0027]

Claims (20)

What is claimed is:
1. A method of molding a circuit package comprising the acts of:
(a) disposing the circuit package on a cavity plate, the circuit package comprising a semiconductor device coupled to a substrate;
(b) disposing the cavity plate on a first support plate;
(c) disposing a second support plate on the cavity plate;
(d) injecting a molding compound into the cavity plate;
(e) separating the second support plate from the cavity plate;
(f) separating the cavity plate from the first support plate; and
(g) separating the circuit package from the cavity plate.
2. The method of molding a circuit package, as set forth in claim 27, wherein act (a) comprises the act of disposing the circuit package on the cavity plate die-side down.
3. The method of molding a circuit package, as set forth in claim 27, wherein act (b) comprises the act of disposing the cavity plate on the first support plate by mechanically moving the cavity plate onto the first support plate.
4. The method of molding a circuit package, as set forth in claim 27, wherein the cavity plate is configured to accept a protruding portion of the circuit package.
5. The method of molding a circuit package, as set forth in claim 30, wherein act (b) comprises the act of disposing the protruding portion of the circuit package upon the first support plate as the cavity plate is disposed upon the first support plate.
6. The method of molding a circuit package, as set forth in claim 27, wherein act (c) comprises the act of disposing the second support plate on the cavity plate by mechanically moving the second support plate onto the cavity plate.
7. The method of molding a circuit package, as set forth in claim 27, wherein act (d) comprises the act of injecting a molding compound into an aperture to create a peripheral ring around the semiconductor device.
8. The method of molding a circuit package, as set forth in claim 33, wherein the molding compound is an insulating material.
9. The method of molding a circuit package, as set forth in claim 33, wherein the molding compound is injected in liquid form.
10. The method of molding a circuit package, as set forth in claim 35, wherein the molding compound is allowed to harden after the injection process.
11. The method of molding a circuit package, as set forth in claim 27, wherein act (f) comprises the act of elevating the cavity support plate with respect to the first support plate by a plurality of cavity plate push rods, the cavity plate push rods controlled to extend from the first support plate.
12. The method of molding a circuit package, as set forth in claim 27, wherein act (g) comprises the act of elevating the circuit package with respect to the cavity support plate by a plurality of rail ejection pins, the rail ejection pins controlled to extend from the first support plate.
13. The method of molding a circuit package, as set forth in claim 27, wherein a film is disposed between the cavity plate and the first support plate.
14. The method of molding a circuit package, as set forth in claim 39, wherein the film is comprised of a resilient material.
15. The method of molding a circuit package, as set forth in claim 27, wherein a film is disposed between the semiconductor device and the first support plate.
16. The method of molding a circuit package, as set forth in claim 41, wherein the film is comprised of a resilient material.
17. The method of molding a circuit package, as set forth in claim 27, wherein the acts are performed on a plurality of circuit packages at once.
18. The method of molding a circuit package, as set forth in claim 43, further comprising the act of singulating the plurality of circuit packages.
19. The method of molding a circuit package, as set forth in claim 27, wherein the acts are performed in the recited order.
20. A circuit package comprising:
a substrate;
a semiconductor chip having a top surface, a bottom surface, and a periphery, the bottom surface being coupled to the substrate;
a peripheral ring of molding compound deposited on the substrate and about the periphery of the semiconductor chip, leaving the top surface of the semiconductor chip uncovered by:
(a) disposing the circuit package on a cavity plate, the circuit package comprising a semiconductor device coupled to a substrate;
(b) disposing the cavity plate on a first support plate;
(c) disposing a second support plate on the cavity plate;
(d) injecting a molding compound into the cavity plate;
(e) separating the second support plate from the cavity plate;
(f) separating the cavity plate from the first support plate; and
(g) separating the circuit package from the cavity plate.
US10/797,287 2000-03-01 2004-03-10 Exposed die molding apparatus Abandoned US20040173941A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/797,287 US20040173941A1 (en) 2000-03-01 2004-03-10 Exposed die molding apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/516,080 US6747345B1 (en) 2000-03-01 2000-03-01 Exposed die molding apparatus
US10/797,287 US20040173941A1 (en) 2000-03-01 2004-03-10 Exposed die molding apparatus

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/516,080 Division US6747345B1 (en) 2000-03-01 2000-03-01 Exposed die molding apparatus

Publications (1)

Publication Number Publication Date
US20040173941A1 true US20040173941A1 (en) 2004-09-09

Family

ID=32326790

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/516,080 Expired - Fee Related US6747345B1 (en) 2000-03-01 2000-03-01 Exposed die molding apparatus
US10/797,287 Abandoned US20040173941A1 (en) 2000-03-01 2004-03-10 Exposed die molding apparatus

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/516,080 Expired - Fee Related US6747345B1 (en) 2000-03-01 2000-03-01 Exposed die molding apparatus

Country Status (1)

Country Link
US (2) US6747345B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090321988A1 (en) * 2008-02-15 2009-12-31 Chipmos Technologies Inc. Chip packaging process

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8105063B1 (en) * 2010-08-26 2012-01-31 National Semiconductor Corporation Three piece mold cavity design for packaging integrated circuits
CN102856217B (en) 2011-06-30 2018-05-22 恩智浦美国有限公司 For the apparatus and method of molding semiconductor device
US9934419B2 (en) * 2016-02-23 2018-04-03 Shenzhen GOODIX Technology Co., Ltd. Package structure, electronic device and method for manufacturing package structure

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4374080A (en) * 1981-01-13 1983-02-15 Indy Electronics, Inc. Method and apparatus for encapsulation casting
US4980019A (en) * 1988-09-13 1990-12-25 Intel Corporation Etch-back process for failure analysis of integrated circuits
US5391346A (en) * 1991-11-20 1995-02-21 Rohm Co., Ltd. Method for making molded photointerrupters
US5405255A (en) * 1992-11-24 1995-04-11 Neu Dynamics Corp. Encapsulaton molding equipment
US5654877A (en) * 1991-08-15 1997-08-05 Staktek Corporation Lead-on-chip integrated circuit apparatus
US5656549A (en) * 1996-08-19 1997-08-12 Motorola, Inc. Method of packaging a semiconductor device
US5779958A (en) * 1993-12-22 1998-07-14 Matsushita Electric Industrial Co., Ltd. Method for packaging electronic device
US6019588A (en) * 1995-02-09 2000-02-01 Fico B.V. Moulding apparatus with compensation element
US6048483A (en) * 1996-07-23 2000-04-11 Apic Yamada Corporation Resin sealing method for chip-size packages
US6081997A (en) * 1997-08-14 2000-07-04 Lsi Logic Corporation System and method for packaging an integrated circuit using encapsulant injection
US6604281B2 (en) * 2001-07-11 2003-08-12 Power Mate Technology Co., Ltd. Circuit board packaging process for preventing electromagnetic interference
US6676885B2 (en) * 2000-02-10 2004-01-13 Nec Electronics Corporation Plural semiconductor devices bonded onto one face of a single circuit board for subsequent batch resin encapsulation of the plural semiconductor devices in a single cavity formed by molding dies

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4374080A (en) * 1981-01-13 1983-02-15 Indy Electronics, Inc. Method and apparatus for encapsulation casting
US4980019A (en) * 1988-09-13 1990-12-25 Intel Corporation Etch-back process for failure analysis of integrated circuits
US5654877A (en) * 1991-08-15 1997-08-05 Staktek Corporation Lead-on-chip integrated circuit apparatus
US5391346A (en) * 1991-11-20 1995-02-21 Rohm Co., Ltd. Method for making molded photointerrupters
US5405255A (en) * 1992-11-24 1995-04-11 Neu Dynamics Corp. Encapsulaton molding equipment
US5779958A (en) * 1993-12-22 1998-07-14 Matsushita Electric Industrial Co., Ltd. Method for packaging electronic device
US6019588A (en) * 1995-02-09 2000-02-01 Fico B.V. Moulding apparatus with compensation element
US6048483A (en) * 1996-07-23 2000-04-11 Apic Yamada Corporation Resin sealing method for chip-size packages
US5656549A (en) * 1996-08-19 1997-08-12 Motorola, Inc. Method of packaging a semiconductor device
US6081997A (en) * 1997-08-14 2000-07-04 Lsi Logic Corporation System and method for packaging an integrated circuit using encapsulant injection
US6676885B2 (en) * 2000-02-10 2004-01-13 Nec Electronics Corporation Plural semiconductor devices bonded onto one face of a single circuit board for subsequent batch resin encapsulation of the plural semiconductor devices in a single cavity formed by molding dies
US6604281B2 (en) * 2001-07-11 2003-08-12 Power Mate Technology Co., Ltd. Circuit board packaging process for preventing electromagnetic interference

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090321988A1 (en) * 2008-02-15 2009-12-31 Chipmos Technologies Inc. Chip packaging process

Also Published As

Publication number Publication date
US6747345B1 (en) 2004-06-08

Similar Documents

Publication Publication Date Title
US8937381B1 (en) Thin stackable package and method
US6452255B1 (en) Low inductance leadless package
US8704349B2 (en) Integrated circuit package system with exposed interconnects
KR101349985B1 (en) Method for packaging a semiconductor device
US7247934B2 (en) Multi-chip semiconductor package
EP1639644B1 (en) Integrated circuit package having stacked integrated circuits and method therefor
US6825108B2 (en) Ball grid array package fabrication with IC die support structures
US6664615B1 (en) Method and apparatus for lead-frame based grid array IC packaging
US6400574B1 (en) Molded ball grid array
EP0623956A2 (en) A semiconductor device having no die supporting surface and method for making the same
JP3385589B2 (en) Integrated circuit chip package and encapsulation process
US6246015B1 (en) Printed circuit board for ball grid array semiconductor packages
US20020186549A1 (en) Alternative method used to package multi media card by transfer molding
US6214645B1 (en) Method of molding ball grid array semiconductor packages
US20070273019A1 (en) Semiconductor package, chip carrier structure thereof, and method for fabricating the chip carrier
KR20050074961A (en) Semiconductor stacked multi-package module having inverted second package
EP0923120A1 (en) Method for manufacturing semiconductor device
US10825782B2 (en) Semiconductor packages and associated methods with solder mask opening(s) for in-package ground and conformal coating contact
US7745260B2 (en) Method of forming semiconductor package
US7781259B2 (en) Method of manufacturing a semiconductor using a rigid substrate
US6747345B1 (en) Exposed die molding apparatus
US20020195708A1 (en) Molded ball grid array
US20030234442A1 (en) Semiconductor package and method for fabricating the same
US20020041039A1 (en) Semiconductor device without use of chip carrier and method for making the same
KR100850213B1 (en) Semiconductor package having molded balls and method of fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BOLKEN, TODD O.;REEL/FRAME:015092/0871

Effective date: 20000228

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION