US20040145011A1 - Trench power MOSFET in silicon carbide and method of making the same - Google Patents
Trench power MOSFET in silicon carbide and method of making the same Download PDFInfo
- Publication number
- US20040145011A1 US20040145011A1 US10/425,951 US42595103A US2004145011A1 US 20040145011 A1 US20040145011 A1 US 20040145011A1 US 42595103 A US42595103 A US 42595103A US 2004145011 A1 US2004145011 A1 US 2004145011A1
- Authority
- US
- United States
- Prior art keywords
- layer
- trench
- heavily doped
- type heavily
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 title claims abstract description 57
- 229910010271 silicon carbide Inorganic materials 0.000 title claims abstract description 40
- 238000004519 manufacturing process Methods 0.000 title description 3
- 229910052751 metal Inorganic materials 0.000 claims abstract description 28
- 239000002184 metal Substances 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 238000009825 accumulation Methods 0.000 claims abstract description 22
- 238000000034 method Methods 0.000 claims abstract description 20
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 15
- 229920005591 polysilicon Polymers 0.000 claims abstract description 5
- 150000002500 ions Chemical class 0.000 claims description 18
- 229920002120 photoresistant polymer Polymers 0.000 claims description 18
- 239000007943 implant Substances 0.000 claims description 17
- 239000012535 impurity Substances 0.000 claims description 12
- 230000008569 process Effects 0.000 claims description 9
- 238000000059 patterning Methods 0.000 claims description 6
- 238000007254 oxidation reaction Methods 0.000 claims description 5
- 238000001459 lithography Methods 0.000 claims description 4
- 230000003647 oxidation Effects 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical group CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- -1 nitrogen ions Chemical class 0.000 claims 2
- 229910052757 nitrogen Inorganic materials 0.000 claims 1
- IJGRMHOSHXDMSA-UHFFFAOYSA-N nitrogen Substances N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 238000004088 simulation Methods 0.000 description 5
- 238000000151 deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000003466 anti-cipated effect Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000001994 activation Methods 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000010953 base metal Substances 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000008450 motivation Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000002207 thermal evaporation Methods 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
- H01L29/7828—Vertical transistors without inversion channel, e.g. vertical ACCUFETs, normally-on vertical MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
Definitions
- the present invention relates to a semiconductor device, specifically, to a novel termination structure for trench MOS devices so as to prevent leakage current.
- IGBT silicon base insulated gate bipolar transistor
- silicon base metal oxide semiconductor field transistor features with mono-carrier species, as a result, it provides faster switch speed and less extra power consumption than those bipolar IGBTs.
- the silicon carbide having large energy band gap of about 3.26 eV, high critical breakdown electric field intensity and high conductivity (4.9 W/cm-k) and is envisioned as an excellent material for power transistor.
- the power transistor based on silicon carbide can come up to a benchmark of 1000V breakdown voltage without suffering any difficulty. The breakage voltage can even come up to 5 kV if the epi-layer thickness is appropriately adjusted.
- the power transistor formed of silicon carbide has a Ron, sp (sheet resistance for transistor operates at a liner region) of Id vs Vd only about ⁇ fraction (1/200) ⁇ to ⁇ fraction (1/400) ⁇ of conventional power transistor.
- FIG. 1A illustrates a cross-sectional view of the silicon carbide MOSFET with an inversion channel.
- a drain region consisting of a silicon carbide substrate 10 has n-type impurities in heavily doped and a drift layer 12 has lightly doped n-type impurities.
- a layer over the drift layer 12 is a p-type epi-layer 14 .
- the p-type epi-layer 14 comprises trenches 27 formed therein and having trench bottoms thereof come down into the drift layer 12 .
- An oxide layer formed on the bottoms and sidewalls of the trenches and extended to the upper surface of the p-type epi-layer 14 .
- Poly gates with contacts 30 thereof are then formed on the gate oxide layer 31 .
- the source contacts 22 are formed over both he p-type epi-layer 14 and n+ doped regions 18 where the n+ doped regions 18 are formed on the two sides of each trench 27 so as to keep the source contacts 22 remain at the same voltage level.
- the termination region 35 and oxide layer 36 formed thereover are shown.
- the deficiency of about the forgoing MOSFET is with a large R ON ,sp, the specific on-resistance in the linear operating region of the transistor while turning on.
- the MOSFET of accumulation channel type may provide a good solution.
- the accumulation channel make channel of the electron migration from inducing an inversion channel, where the channel is near the surface of the silicon carbide substrate turn into the interior bulk region of the silicon carbide substrate. Increasing the electron mobility and reduce the R ON ,sp, of the device are thus anticipated.
- FIG. 1C is a planar device.
- the feature of the device is no gate oxide layer but a p-type gate layer 16 lie in between the gate contact layer 20 and the drift layer 12 .
- the drift layer 12 is formed on the silicon carbide substrate 10 . While exerting a bias voltage to the gate contact 20 , an accumulation channel is formed on the upper portion of the drift layer 15 . As the gate voltage is grounded, the channel presents pinch-off in between the p+ base region 14 and the gate layer. 16 .
- the doping concentration in the drift layer 12 , the p+ base region 14 and the gate layer 16 have to appropriately restricted, and so does the spacing in between the p+ base layer 14 and the gate layer 16 . In the situation, the channel region 15 is completely depleted.
- the motivation of the present invention is thus to propose a trench MOSFET of accumulation channel type so as to increase the electron mobility and thus reduce the Ron,sp.
- the present invention discloses a structure of an accumulation channel type trench MOSFET in silicon carbide (SiC) and a method of making the same.
- the MOSFET includes a trench gate having a gate oxide layer, a polysilicon layer, a source region, and a drain region.
- the source region contains a p+ heavily doped region, an n+ heavily doped region and a p-base region, and a source contact metal layer.
- the p+ heavily doped region, the n+ heavily doped region, and the p-base region are abutting each other.
- the former two are extended to the front surface of the silicon carbide substrate having the source contact metal layer formed over and the latter one is beneath them.
- the p-base region is separated from the trench by an accumulation channel.
- the drain contact metal layer is formed on the rear surface of the silicon carbide substrate where the rear region of the silicon carbide substrate is more heavily doped than the front region thereof.
- the method comprises: at first, an n-type heavily doped silicon carbide substrate having an n-type drift layer formed thereon is provided. Then, a first photoresist pattern having openings to define p-base regions is formed. Thereafter, a first ion implant is carried out to form the p-base regions in the drift layer. After removing the first photoresist pattern, a second ion implant is carried out to form an n-type heavily doped layer in the drift layer and extended to an outer surface of the drift layer. Next, a trench is formed in the drift layer and in between the p-base regions through lithography and an etching process. The trench is separated from the p-base regions by an accumulation channel width.
- a gate oxide layer over all surfaces is performed.
- a polycrystalline silicon layer is then refilled the trench and formed on all surface of the SiC substrate.
- the polycrystalline silicon layer is then patterned to form a trench polygates.
- a second photoresist pattern is formed to define p-type heavily doped regions.
- a third ion implant is then conducted to form p-type heavily doped regions which are extended to the surface of the drift layer and is abutting remnant n-type heavily doped layer and over the p-base region.
- the second photoresist pattern is then stripped.
- an insulating layer over all exposed surface is formed.
- a patterning step is done to define a capping layer over the trench polygate and a portion of n-type heavily doped layer and to define a poly-gate contact.
- a thermal anneal to activate all ions doped is then performed.
- a first metal layer atop front surface of the silicon carbide substrate is formed.
- the first metal layer is then patterned to form a source contact metal layer and a trench polygate contact metal layer. All layers formed on a rear surface of the silicon carbide substrate are removed.
- a second metal layer on the rear surface is formed and functions as a drain electrode.
- FIG. 1A is a cross-sectional view of a conventional trench MOSFET, which is an inversion type MOSFET.
- FIG. 1B is a cross-sectional view of a conventional planar MOSFET, which is an accumulation type MOSFET.
- FIG. 2A is a cross-sectional view of forming p-base regions in the drift layer formed by selecting implant in accordance with the present invention.
- FIG. 2B is a cross-sectional view of forming an n-type heavily doped layer in the drift layer by blanket implant in accordance with the present invention.
- FIG. 2C is a cross-sectional view of forming a trench in the drift layer by selected etching in accordance with the present invention.
- FIG. 2D is a cross-sectional view of refilling the trench with a polysilicon layer in accordance with the present invention.
- FIG. 2E is a cross-sectional view of defining the trench gate in accordance with the present invention.
- FIG. 2F is a cross-sectional view of forming a thin poly-oxide layer by thermal oxidation in accordance with the present invention.
- FIG. 2G is a cross-sectional view of forming an insulating layer capping the trench gate and a portion of n-type heavily doped layer in accordance with the present invention.
- FIG. 2H is a cross-sectional view of forming a source contact metal layer and poly contact metal layer and drain contact metal layer in accordance with the present invention.
- FIG. 2I is a schematic topographic diagram of trench MOSFET in accordance with the present invention.
- FIG. 3 shows a simulation result of Id-Vd relationship diagram in accordance with the trench MOSFET proposed by the present invention.
- FIG. 4 shows a simulation result of blocking performance of the trench MOSFET of the present invention.
- FIG. 5 shows a comparison for breakdown voltages, Ron,sp of the device, and the invention with devices proposed by other countries' researching laboratories.
- an n-type impurity doped silicon carbide substrate 100 A having an impurity doped silicon carbide epi-layer 100 B formed thereon is prepared.
- the epi-layer 100 B functions as drift layer 100 B.
- a photoresist pattern 102 is then formed on the epi-layer 100 B to define p-base regions 105 .
- a first ion implant is carried out to implant p-type ions into epi-layer 100 b so as to form p-base regions 105 , using the photoresist pattern 102 as a mask.
- the p-type ions can be selected from aluminum or BF 2 + ions.
- the p-base regions 105 are between about 0.8 to 5.0 ⁇ m in depth. In general, the diffusion length of the impurities in silicon substrate is much shorter than in silicon substrate during ion activation process. Therefore, the p-base region 180 is formed by multiple implants with different implant energies so as to uniform distribution the impurities.
- a second and blanket ion implantation implants the epi-layer 100 b with n-type ions to form an n+ heavily doped layer 108 .
- the n+ heavily doped layer 108 has a much shallower junction than p-base regions 105 .
- a hard mask layer formed of metal or oxide 110 is formed on the epi-layer 100 B through a lithographic and an etch step.
- the hard mask layer 110 is to defined trenches 120 .
- the silicon carbide epi-layer 100 B is then patterned to form trenches 120 using the hard mask 110 as an etch mask.
- the trenches 120 have a bottom depth value about the same as the bottom of the p-base regions 105 .
- the trenches 120 are spaced from the p-base regions 105 by spacing with a width value W. The spacing in between the p-base regions 105 and trenches 120 functions as an accumulation channel.
- a gate oxide layer 130 is formed on a bottom and sidewalls of each trench 120 and extended to all surfaces of the epi-layer 100 B.
- the gate oxide layer 130 is a HTO layer formed by thermal deposition or a thermal oxide layer formed by thermal oxidation or a poly-oxide layer by polysilicon deposition and re-oxidation.
- the gate oxide layer 130 is between about 50-200 nm.
- a polycrystalline silicon layer 140 is deposited on all surfaces and filled in the trenches 120 by low-pressure chemical vapor deposition (LPCVD) in the meanwhile.
- the polycrystalline silicon layer 140 is doped through an in-situ doped process or by POCL3 diffusion after deposition.
- the polycrystalline silicon layer 140 is then patterned to form trench polygates 140 A using a lithographic step and an etch process.
- the trench polygates 140 A have a width W1 larger than the trench width W1 for a purpose of easier to form trench gate contact.
- a thermal oxidation process is then conducted to form an oxide layer on and enclosed the trench polygates 140 A.
- a thinner oxide layer is formed on the surface of silicon carbide substrate 100 to increase the thickness of the gate oxide layer 130 .
- FIG. 2G illustrates a cross-sectional view.
- a photoresist pattern 165 is formed on the resulted surface to define p+ heavily doped regions 170 .
- a third ion implantation is then carried out to implant p-type ions into n+ heavily doped layer 108 so as to form p+ heavily doped regions 170 using the photoresist pattern 165 as a mask.
- the dosage of the third ion implant is much heavier than the second ion implant dosage.
- the dosage for p+ heavily doped regions 170 may be double than that of prior implant for n+ heavily doped layer 108 since it requires an electrical compensation with the n+ ions.
- the p+ heavily doped regions 170 , n+ heavily doped layer (herein it become regions 108 ).
- the p-base regions 105 are abutting each other so that if a voltage exerted on the source contact, the three regions are at the same voltage level.
- the photoresist pattern 165 is removed. Then a dielectric layer 180 having a thickness of about 0.3-1.0 ⁇ m is formed over all surfaces. Afterward, a conventional deposition, lithography and etch steps and photoresist pattern stripping are successively followed to form an insulating layer capping the trench polygates and a portion of n+ heavily doped region 180 and form a polygates contact where the polygates contact is near the termination region by patterning the dielectric layer 180 .
- the dielectric layer 180 may be a TEOS layer or other oxide layer.
- a thermal process is carried out at a temperature of about 1400-1600° C. for a half hour to 2 hours to activate the conductive impurities.
- a metal layer is then deposited on the front surface of epi-layer 100 B by sputtering.
- a patterning process by using a lithography and an etch process are then done to form a source contact metal layer 200 on the p+ heavily doped regions 170 , n+ heavily doped regions 108 and the insulating layer 180 and form a polygates gate contact metal layer 210 to contact polygates contact.
- the layers formed over a rear surface of the silicon carbide 100 A are removed firstly.
- the removal may be done by using CMP (chemical/mechanical polishing) until the surface of the silicon carbide substrate 100 B is exposed or even more thinning the silicon carbide substrate.
- CMP chemical/mechanical polishing
- a second metal layer 220 on the rear surface is deposited. The second metal layer is functioned as a drain electrode 220 .
- FIG. 2I The schematic topographic diagram of the devices according the present invention is shown in FIG. 2I.
- the aforementioned device according to the present invention is an accumulation channel type MOSFET.
- the accumulation channel is abutting the sidewall of the trench polygate.
- the device with accumulation channel belongs to a normally-on type. That is a current flow will be found if there is a positive voltage drop in between the drain electrode and the source electrode even the gate voltage is zero.
- the device desired as depicted before aims at a normally-off device. Since silicon carbide has a larger energy band gap than silicon, the depleted region of device made of the silicon carbide is thus much larger than that of silicon. And thus easier to make the accumulation channel completely depleted while the gate voltage is grounded electrically.
- a ratio of concentration in the p-base region 105 over the n-drift epi-layer 100 B is controlled at a range between about 10 15 :10 12 to 10 18 :10 15 and the accumulation channel is about 0.1-0.8 ⁇ m.
- the electrons flow in accumulation channel will attract more and more electron if the gate voltage is positive and has a positive voltage difference between drain electrode and source electrode. Since electrons are majority while they move in the accumulation channel, as a result, the electron mobility decrease is thus alleviated due to less collision. In the situation of high electron mobility, low Ron,sp is thus anticipated.
- FIG. 3 to FIG. 5 show electrical performance simulation results of the device according to the present invention.
- the simulation proceeding is in accordance with the following conditions: the trench width and depth, are both 2 ⁇ m, the ratio of impurity concentration in p-base over in n-drift layer is 10 18 cm ⁇ 3 :10 15 cm ⁇ 3 .
- FIG. 4 shows simulation results of blocking performance of the device.
- the curves 410 , 420 , and 430 are respectively, of electron impact ionization integral versus Vd, hole impact Ionization integral versus Vd, and leakage current during reverse bias.
- FIG. 5 shows a comparison for breakdown voltage and Ron,sp of the device the invention proposed with devices proposed by researching laboratories of other countries.
- the breakdown voltage of the device the invention proposed is lower than that of KEPC proposed (2200V vs. 6000V), however, among all of the devices, the invention provides lowest Ron,sp. It implies that the heat generated of the device is lowest and thus it provide most stable electron mobility while comparing with the others.
- the device of the present invention proposed is the one whose voltage is the most approaching the theories. In fact, 2,200 V breakdown voltage is enough to satisfy most of applications.
- the device provides high breakdown voltage and lower Ron,sp and thus electron mobility performance can keep above a mean level.
- the leakage current problem is not occurred although it is an accumulation channel type. And the device is a normally-off device too.
Abstract
A structure of accumulated type trench MOSFET in silicon carbide (SiC) and forming method are disclosed. The MOSFET includes a trench gate having a gate oxide layer, a polysilicon layer, a source region, and a drain region. The source region contains a p+ heavily doped region, an n+ heavily doped region and a p-base region, and a source contact metal layer. The p+ heavily doped region the n+ heavily doped region and the p-base region are abutting each other. The former two are extended to the front surface of the silicon carbide substrate having the source contact metal layer formed over and the latter one is beneath them. Moreover, the p-base region is separated from the trench by an accumulation channel. The drain contact metal layer is formed on the rear surface of the silicon carbide substrate where the rear region of the silicon carbide is heavily doped than the front region thereof.
Description
- The present invention relates to a semiconductor device, specifically, to a novel termination structure for trench MOS devices so as to prevent leakage current.
- Currently, in the power transistors with breakdown voltage over 1000V market is mostly occupied by silicon base insulated gate bipolar transistor (IGBT). However, owing to the bipolar carriers characteristic of IGBT devices, the devices will suffer problems of the lifetime of the minority while turning the device off. Consequently, if it could not to add lifetime killers in the manufacture process, the system should have to tolerate the power consumption and time waste while turning off IGBT devices.
- By contrast, silicon base metal oxide semiconductor field transistor features with mono-carrier species, as a result, it provides faster switch speed and less extra power consumption than those bipolar IGBTs. This is because the silicon carbide having large energy band gap of about 3.26 eV, high critical breakdown electric field intensity and high conductivity (4.9 W/cm-k) and is envisioned as an excellent material for power transistor. The power transistor based on silicon carbide can come up to a benchmark of 1000V breakdown voltage without suffering any difficulty. The breakage voltage can even come up to 5 kV if the epi-layer thickness is appropriately adjusted.
- Thus, it is prone to develop silicon carbide base power transistor replaced for silicon IGBT. According to the estimation in theory, under a condition of the same breakdown voltage, the power transistor formed of silicon carbide has a Ron, sp (sheet resistance for transistor operates at a liner region) of Id vs Vd only about {fraction (1/200)} to {fraction (1/400)} of conventional power transistor.
- For the purpose of acquiring a normal-off device, most of the conventional silicon carbide MOSFETs are operated in an inversion channel type. An example is U.S. Pat. No. 5,506,421, issued to Palmour, with a title of “Power MOSFET in Silicon Carbide.” Please refer to FIG. 1A that illustrates a cross-sectional view of the silicon carbide MOSFET with an inversion channel. In this figure, a drain region consisting of a
silicon carbide substrate 10 has n-type impurities in heavily doped and adrift layer 12 has lightly doped n-type impurities. A layer over thedrift layer 12 is a p-type epi-layer 14. The p-type epi-layer 14 comprisestrenches 27 formed therein and having trench bottoms thereof come down into thedrift layer 12. An oxide layer formed on the bottoms and sidewalls of the trenches and extended to the upper surface of the p-type epi-layer 14. Poly gates withcontacts 30 thereof are then formed on thegate oxide layer 31. Moreover, thesource contacts 22 are formed over both he p-type epi-layer 14 and n+ dopedregions 18 where the n+ dopedregions 18 are formed on the two sides of eachtrench 27 so as to keep thesource contacts 22 remain at the same voltage level. In the figure, thetermination region 35 andoxide layer 36 formed thereover are shown. The deficiency of about the forgoing MOSFET is with a large RON,sp, the specific on-resistance in the linear operating region of the transistor while turning on. - To reduce the RON,sp, the MOSFET of accumulation channel type may provide a good solution. The accumulation channel make channel of the electron migration from inducing an inversion channel, where the channel is near the surface of the silicon carbide substrate turn into the interior bulk region of the silicon carbide substrate. Increasing the electron mobility and reduce the RON,sp, of the device are thus anticipated.
- An example of accumulation channel type silicon carbide MOSFET is U.S. Pat. No., 6,281,521 with a title “Silicon Carbide Horizontal Channel Buffered Gate Semiconductor Devices” issued to Singh. The device structure of the patent proposed is shown in FIG. 1C, which is a planar device. The feature of the device is no gate oxide layer but a p-
type gate layer 16 lie in between thegate contact layer 20 and thedrift layer 12. Thedrift layer 12 is formed on thesilicon carbide substrate 10. While exerting a bias voltage to thegate contact 20, an accumulation channel is formed on the upper portion of thedrift layer 15. As the gate voltage is grounded, the channel presents pinch-off in between thep+ base region 14 and the gate layer. 16. - To make the transistor becoming a normally off (i.e. no gate bias voltage, no current flow occurs), the doping concentration in the
drift layer 12, thep+ base region 14 and thegate layer 16 have to appropriately restricted, and so does the spacing in between thep+ base layer 14 and thegate layer 16. In the situation, thechannel region 15 is completely depleted. - The proposed Singh's patent had reached the aim of decreasing Ron,sp. However, the area occupied for a planar MOSFET is larger than for a typical trench MOSFET.
- The motivation of the present invention is thus to propose a trench MOSFET of accumulation channel type so as to increase the electron mobility and thus reduce the Ron,sp.
- The present invention discloses a structure of an accumulation channel type trench MOSFET in silicon carbide (SiC) and a method of making the same. The MOSFET includes a trench gate having a gate oxide layer, a polysilicon layer, a source region, and a drain region. The source region contains a p+ heavily doped region, an n+ heavily doped region and a p-base region, and a source contact metal layer. The p+ heavily doped region, the n+ heavily doped region, and the p-base region are abutting each other. The former two are extended to the front surface of the silicon carbide substrate having the source contact metal layer formed over and the latter one is beneath them.
- Moreover, the p-base region is separated from the trench by an accumulation channel. The drain contact metal layer is formed on the rear surface of the silicon carbide substrate where the rear region of the silicon carbide substrate is more heavily doped than the front region thereof.
- The method comprises: at first, an n-type heavily doped silicon carbide substrate having an n-type drift layer formed thereon is provided. Then, a first photoresist pattern having openings to define p-base regions is formed. Thereafter, a first ion implant is carried out to form the p-base regions in the drift layer. After removing the first photoresist pattern, a second ion implant is carried out to form an n-type heavily doped layer in the drift layer and extended to an outer surface of the drift layer. Next, a trench is formed in the drift layer and in between the p-base regions through lithography and an etching process. The trench is separated from the p-base regions by an accumulation channel width. Subsequently, a gate oxide layer over all surfaces is performed. A polycrystalline silicon layer is then refilled the trench and formed on all surface of the SiC substrate. The polycrystalline silicon layer is then patterned to form a trench polygates. Afterward, a second photoresist pattern is formed to define p-type heavily doped regions. A third ion implant is then conducted to form p-type heavily doped regions which are extended to the surface of the drift layer and is abutting remnant n-type heavily doped layer and over the p-base region. The second photoresist pattern is then stripped. Next, an insulating layer over all exposed surface is formed. Then a patterning step is done to define a capping layer over the trench polygate and a portion of n-type heavily doped layer and to define a poly-gate contact. A thermal anneal to activate all ions doped is then performed. Thereafter, a first metal layer atop front surface of the silicon carbide substrate is formed. The first metal layer is then patterned to form a source contact metal layer and a trench polygate contact metal layer. All layers formed on a rear surface of the silicon carbide substrate are removed. Finally, a second metal layer on the rear surface is formed and functions as a drain electrode.
- The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:
- FIG. 1A is a cross-sectional view of a conventional trench MOSFET, which is an inversion type MOSFET.
- FIG. 1B is a cross-sectional view of a conventional planar MOSFET, which is an accumulation type MOSFET.
- FIG. 2A is a cross-sectional view of forming p-base regions in the drift layer formed by selecting implant in accordance with the present invention.
- FIG. 2B is a cross-sectional view of forming an n-type heavily doped layer in the drift layer by blanket implant in accordance with the present invention.
- FIG. 2C is a cross-sectional view of forming a trench in the drift layer by selected etching in accordance with the present invention.
- FIG. 2D is a cross-sectional view of refilling the trench with a polysilicon layer in accordance with the present invention.
- FIG. 2E is a cross-sectional view of defining the trench gate in accordance with the present invention.
- FIG. 2F is a cross-sectional view of forming a thin poly-oxide layer by thermal oxidation in accordance with the present invention.
- FIG. 2G is a cross-sectional view of forming an insulating layer capping the trench gate and a portion of n-type heavily doped layer in accordance with the present invention.
- FIG. 2H is a cross-sectional view of forming a source contact metal layer and poly contact metal layer and drain contact metal layer in accordance with the present invention.
- FIG. 2I is a schematic topographic diagram of trench MOSFET in accordance with the present invention.
- FIG. 3 shows a simulation result of Id-Vd relationship diagram in accordance with the trench MOSFET proposed by the present invention.
- FIG. 4 shows a simulation result of blocking performance of the trench MOSFET of the present invention.
- FIG. 5 shows a comparison for breakdown voltages, Ron,sp of the device, and the invention with devices proposed by other countries' researching laboratories.
- The method of forming trench metal oxide transistor according to the present invention is shown in cross-sectional views from FIG. 2A to FIG. 2H.
- Referring to FIG. 2A, an n-type impurity doped
silicon carbide substrate 100A having an impurity doped silicon carbide epi-layer 100B formed thereon is prepared. The epi-layer 100B functions asdrift layer 100B. Aphotoresist pattern 102 is then formed on the epi-layer 100B to define p-base regions 105. Thereafter, a first ion implant is carried out to implant p-type ions into epi-layer 100 b so as to form p-base regions 105, using thephotoresist pattern 102 as a mask. The p-type ions can be selected from aluminum or BF2 + ions. The p-base regions 105 are between about 0.8 to 5.0 μm in depth. In general, the diffusion length of the impurities in silicon substrate is much shorter than in silicon substrate during ion activation process. Therefore, the p-base region 180 is formed by multiple implants with different implant energies so as to uniform distribution the impurities. - Turning to FIG. 2B, after stripping
photoresist pattern 102, a second and blanket ion implantation implants the epi-layer 100 b with n-type ions to form an n+ heavily dopedlayer 108. The n+ heavily dopedlayer 108 has a much shallower junction than p-base regions 105. - Referring to FIG. 2C, a hard mask layer formed of metal or
oxide 110 is formed on the epi-layer 100B through a lithographic and an etch step. Thehard mask layer 110 is to definedtrenches 120. The silicon carbide epi-layer 100B is then patterned to formtrenches 120 using thehard mask 110 as an etch mask. Thetrenches 120 have a bottom depth value about the same as the bottom of the p-base regions 105. Worthy to note, thetrenches 120 are spaced from the p-base regions 105 by spacing with a width value W. The spacing in between the p-base regions 105 andtrenches 120 functions as an accumulation channel. - Please refer to FIG. 2D, after the hard mask or the
photoresist pattern 110 removal, agate oxide layer 130 is formed on a bottom and sidewalls of eachtrench 120 and extended to all surfaces of the epi-layer 100B. Thegate oxide layer 130 is a HTO layer formed by thermal deposition or a thermal oxide layer formed by thermal oxidation or a poly-oxide layer by polysilicon deposition and re-oxidation. Preferably, thegate oxide layer 130 is between about 50-200 nm. Afterward, apolycrystalline silicon layer 140 is deposited on all surfaces and filled in thetrenches 120 by low-pressure chemical vapor deposition (LPCVD) in the meanwhile. Thepolycrystalline silicon layer 140 is doped through an in-situ doped process or by POCL3 diffusion after deposition. - Referring to FIG. 2E, the
polycrystalline silicon layer 140 is then patterned to formtrench polygates 140A using a lithographic step and an etch process. The trench polygates 140A have a width W1 larger than the trench width W1 for a purpose of easier to form trench gate contact. - Referring to FIG. 2F, a thermal oxidation process is then conducted to form an oxide layer on and enclosed the
trench polygates 140A. Certainly, a thinner oxide layer is formed on the surface ofsilicon carbide substrate 100 to increase the thickness of thegate oxide layer 130. - FIG. 2G illustrates a cross-sectional view. A
photoresist pattern 165 is formed on the resulted surface to define p+ heavily dopedregions 170. A third ion implantation is then carried out to implant p-type ions into n+ heavily dopedlayer 108 so as to form p+ heavily dopedregions 170 using thephotoresist pattern 165 as a mask. Certainly, the dosage of the third ion implant is much heavier than the second ion implant dosage. For example, the dosage for p+ heavily dopedregions 170 may be double than that of prior implant for n+ heavily dopedlayer 108 since it requires an electrical compensation with the n+ ions. Moreover, the p+ heavily dopedregions 170, n+ heavily doped layer (herein it become regions 108). And the p-base regions 105 are abutting each other so that if a voltage exerted on the source contact, the three regions are at the same voltage level. - Please refer to FIG. 2H, the
photoresist pattern 165 is removed. Then adielectric layer 180 having a thickness of about 0.3-1.0 μm is formed over all surfaces. Afterward, a conventional deposition, lithography and etch steps and photoresist pattern stripping are successively followed to form an insulating layer capping the trench polygates and a portion of n+ heavily dopedregion 180 and form a polygates contact where the polygates contact is near the termination region by patterning thedielectric layer 180. Thedielectric layer 180 may be a TEOS layer or other oxide layer. - Thereafter a thermal process is carried out at a temperature of about 1400-1600° C. for a half hour to 2 hours to activate the conductive impurities. A metal layer is then deposited on the front surface of epi-
layer 100B by sputtering. A patterning process by using a lithography and an etch process are then done to form a sourcecontact metal layer 200 on the p+ heavily dopedregions 170, n+ heavily dopedregions 108 and the insulatinglayer 180 and form a polygates gatecontact metal layer 210 to contact polygates contact. - Still referring to FIG. 2H, before forming a drain metal layer, the layers formed over a rear surface of the
silicon carbide 100A are removed firstly. For example the removal may be done by using CMP (chemical/mechanical polishing) until the surface of thesilicon carbide substrate 100B is exposed or even more thinning the silicon carbide substrate. Finally, asecond metal layer 220 on the rear surface is deposited. The second metal layer is functioned as adrain electrode 220. - The schematic topographic diagram of the devices according the present invention is shown in FIG. 2I.
- The aforementioned device according to the present invention is an accumulation channel type MOSFET. The accumulation channel is abutting the sidewall of the trench polygate. Generally, the device with accumulation channel belongs to a normally-on type. That is a current flow will be found if there is a positive voltage drop in between the drain electrode and the source electrode even the gate voltage is zero. The device desired as depicted before aims at a normally-off device. Since silicon carbide has a larger energy band gap than silicon, the depleted region of device made of the silicon carbide is thus much larger than that of silicon. And thus easier to make the accumulation channel completely depleted while the gate voltage is grounded electrically. According to a preferred embodiment, a ratio of concentration in the p-
base region 105 over the n-drift epi-layer 100B is controlled at a range between about 1015:1012 to 1018:1015 and the accumulation channel is about 0.1-0.8 μm. - The electrons flow in accumulation channel will attract more and more electron if the gate voltage is positive and has a positive voltage difference between drain electrode and source electrode. Since electrons are majority while they move in the accumulation channel, as a result, the electron mobility decrease is thus alleviated due to less collision. In the situation of high electron mobility, low Ron,sp is thus anticipated.
- FIG. 3 to FIG. 5 show electrical performance simulation results of the device according to the present invention. The simulation proceeding is in accordance with the following conditions: the trench width and depth, are both 2 μm, the ratio of impurity concentration in p-base over in n-drift layer is 1018 cm−3:1015 cm−3. The accumulation channel width is 0.3-0.5 μm and the source voltage VSS=0V.
- FIG. 3 shows relation curve of drain current versus drain voltage (Id-Vd). The result shows Ron,sp=11 mΩ-cm2 as VG=VD=10V.
- FIG. 4 shows simulation results of blocking performance of the device. The
curves curve 430 almost attaches to the horizontal axis. It indicates almost free of leakage current until reaching breakdown voltage, Vd=2,200 V. - FIG. 5 shows a comparison for breakdown voltage and Ron,sp of the device the invention proposed with devices proposed by researching laboratories of other countries. Although the breakdown voltage of the device, the invention proposed is lower than that of KEPC proposed (2200V vs. 6000V), however, among all of the devices, the invention provides lowest Ron,sp. It implies that the heat generated of the device is lowest and thus it provide most stable electron mobility while comparing with the others. In views of the characteristic of silicon carbide, and for Ron,sp=10−2 Ω-cm2 is concerned, the device of the present invention proposed is the one whose voltage is the most approaching the theories. In fact, 2,200 V breakdown voltage is enough to satisfy most of applications.
- The benefits of this invention are as follows:
- The device provides high breakdown voltage and lower Ron,sp and thus electron mobility performance can keep above a mean level.
- The leakage current problem is not occurred although it is an accumulation channel type. And the device is a normally-off device too.
- As is understood by a person skilled in the art, the foregoing preferred embodiment of the present o invention is an illustration of the present invention rather than limiting thereon. It is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims, the scope of which should be accorded the broadest interpretation so as to encompass all such modifications and similar structure.
Claims (14)
1. A method of forming trench MOSFET device, the method comprising the steps of:
providing an n-type heavily doped silicon carbide substrate having an n-type drift layer formed thereon;
forming a first photoresist pattern having openings to define p-base regions on said drift layer;
performing a first ion implant to form said p-base regions in said drift layer using said first photoresist pattern as a mask;
removing said first photoresist pattern;
performing a second ion implant to form an n-type heavily doped layer in said drift layer and extended to a surface of said drift layer;
forming a trench in said drift layer in between said p-base regions through a lithography and an etching process, wherein said trench separated from said p-base regions by an accumulation channel width;
forming a gate oxide layer over all surfaces of said drift layer;
forming a polycrystalline silicon layer on said gate oxide layer, and refilling said trench;
patterning said polycrystalline silicon layer to form a trench polygate;
forming a second photoresist pattern on said drift layer whose openings define p-type heavily doped regions;
performing a third ion implant to form p-type heavily doped regions in said n-type heavily doped layer and extended to said surface of said drift layer using said second photoresist pattern as a mask, wherein each p-type heavily doped region is doped with around double p-type impurity concentration than n-type impurity concentration in said n-type heavily doped layer so that each p-type heavily doped region is thus abutting remnant n-type heavily doped layer and over one of said p-base regions;
removing said second photoresist pattern;
forming an insulating layer over all exposed surface of said drift layer;
patterning said insulating layer to define an capping layer over said trench polygate and a portion of n-type heavily doped layer and to define a poly-gate contact;
performing a thermal anneal to activate all ions doped;
forming a first metal layer atop front surface of said silicon carbide substrate;
patterning said first metal layer to form a source contact metal layer on said insulating layer, p-type heavily doped regions and said and n-type heavily doped layer and form a trench polygate contact metal layer on said poly-gate contact;
removing all layers formed on a rear surface of said silicon carbide substrate until said silicon carbide substrate is exposed; and
forming a second metal layer on said rear surface to be as a drain electrode.
2. The method of claim 1 wherein said trench is of about 0.8-5.0 μm in depth, and said gate oxide layer is of about 50-200 nm.
3. The method of claim 1 wherein said n-type impurities are nitrogen ions and said p-type impurities are selected from aluminum ion or BF2 + .
4. The method of claim 1 wherein said step of performing a thermal anneal is carried out at a temperature of 1400-1600° C.
5. The method of claim 1 and further comprising performing a thermal oxidation to oxidize said polycrystalline silicon layer after forming a trench polygate.
6. The method of claim 1 wherein said insulating layer is a TEOS layer having a thickness of about 0.3-1.0 μm.
7. The method of claim 1 , post the step of forming drain contact further comprising a step of performing a thermal anneal to form ohmic contacts for said source contacts and said drain contact.
8. A trench MOSFET structure, comprising:
an n-type heavily doped silicon carbide substrate having an n-type drift layer formed thereon and having a trench gate formed in said drift layer;
an n-type heavily doped region formed in said drift layer and extended to an outer surface of said drift layer and abutting said trench gate;
a p-type heavily doped region formed in said drift layer and abutting said n-type heavily doped region;
a p-base region formed in said drift layer and beneath both said p-type heavily doped region and said n-type heavily doped region, and said p-base region spaced from said trench gate by an accumulation channel width;
an insulating layer capped said trench gate and a portion of said n-type heavily doped region except a trench gate contact;
a source contact metal layer formed on said p-type heavily doped region, said n-type heavily doped region and said insulating layer; and
a drain metal contact formed on a rear surface of said silicon carbide substrate.
9. The trench MOSFET structure of claim 8 wherein said p-base region having a bottom of about the same altitude as said bottom of said trench. gate;
10. The trench MOSFET structure of claim 8 wherein said trench gate comprises a trench, a gate oxide layer conformal forming on sidewalls and a bottom of said trench, and a polycrystalline silicon formed on said gate oxide layer, further said polycrystalline silicon and said gate oxide layer extended from said sidewalls to cover a portion of said drift layer.
11. The trench MOSFET structure of claim 10 and further comprising an -oxide layer formed in between said polysilicon layer and said insulating layer.
12. The trench MOSFET structure of claim 10 , wherein said gate oxide layer has a thickness of about 50-200 nm.
13. The trench MOSFET structure of claim 8 , wherein a bottom junction of said p-base region is about the same as said bottom of said trench gate,
14. The trench MOSFET structure of claim 8 wherein said trench gate contact is located at a termination region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/952,848 US7033892B2 (en) | 2003-01-24 | 2004-09-30 | Trench power MOSFET in silicon carbide and method of making the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW092101602A TW588460B (en) | 2003-01-24 | 2003-01-24 | Trench power MOSFET and method of making the same |
TW92101602 | 2003-01-24 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/952,848 Division US7033892B2 (en) | 2003-01-24 | 2004-09-30 | Trench power MOSFET in silicon carbide and method of making the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040145011A1 true US20040145011A1 (en) | 2004-07-29 |
Family
ID=32734591
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/425,951 Abandoned US20040145011A1 (en) | 2003-01-24 | 2003-04-30 | Trench power MOSFET in silicon carbide and method of making the same |
US10/952,848 Expired - Fee Related US7033892B2 (en) | 2003-01-24 | 2004-09-30 | Trench power MOSFET in silicon carbide and method of making the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/952,848 Expired - Fee Related US7033892B2 (en) | 2003-01-24 | 2004-09-30 | Trench power MOSFET in silicon carbide and method of making the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US20040145011A1 (en) |
TW (1) | TW588460B (en) |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060273387A1 (en) * | 2005-06-03 | 2006-12-07 | Toyota Jidosha Kabushiki Kaisha | Insulated gate-type semiconductor device and manufacturing method thereof |
US20070181939A1 (en) * | 2004-02-21 | 2007-08-09 | Koninklijke Philips Electronics, N.V. | Trench-gate semiconductor devices and the manufacture thereof |
US20080079065A1 (en) * | 2006-09-29 | 2008-04-03 | Qingchun Zhang | Novel U-Shape Metal-Oxide-Semiconductor (UMOS) Gate Structure For High Power MOS-Based Semiconductor Devices |
CN100388445C (en) * | 2004-12-08 | 2008-05-14 | 上海华虹Nec电子有限公司 | Method for mfg. large power MOS tube with small wire wide slot type structure |
US20080258212A1 (en) * | 2007-04-19 | 2008-10-23 | Vishay-Siliconix | Trench metal oxide semiconductor with recessed trench material and remote contacts |
US20090050960A1 (en) * | 2004-05-13 | 2009-02-26 | Vishay-Siliconix | Stacked Trench Metal-Oxide-Semiconductor Field Effect Transistor Device |
US20110101464A1 (en) * | 2008-07-03 | 2011-05-05 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and resulting structure dram cell with selected inverse narrow width effect |
US8035112B1 (en) | 2008-04-23 | 2011-10-11 | Purdue Research Foundation | SIC power DMOSFET with self-aligned source contact |
US8133789B1 (en) | 2003-04-11 | 2012-03-13 | Purdue Research Foundation | Short-channel silicon carbide power mosfet |
KR101142536B1 (en) * | 2010-07-26 | 2012-05-08 | 한국전기연구원 | Fabrication method of the SiC trench MOSFET |
US20120126249A1 (en) * | 2008-12-25 | 2012-05-24 | Rohm Co., Ltd. | Semiconductor device |
US20120153302A1 (en) * | 2009-08-28 | 2012-06-21 | Takahiro Nagano | Recessed gate-type silicon carbide field effect transistor and method of producing same |
CN103872130A (en) * | 2012-12-18 | 2014-06-18 | 现代自动车株式会社 | Semiconductor device and method for fabricating the same |
US20140170841A1 (en) * | 2010-04-14 | 2014-06-19 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing same |
EP2843708A1 (en) * | 2013-08-28 | 2015-03-04 | Seoul Semiconductor Co., Ltd. | Nitride-based transistors and methods of fabricating the same |
KR20150047818A (en) * | 2013-10-25 | 2015-05-06 | 서울반도체 주식회사 | vertical nitrid-based transistor having current blocking layer and method of fabricating the same |
KR20150047838A (en) * | 2013-10-25 | 2015-05-06 | 서울반도체 주식회사 | method of fabricating vertical nitride-based transistor |
US9219127B2 (en) | 2009-12-24 | 2015-12-22 | Rohm Co., Ltd. | SiC field effect transistor |
US9406757B2 (en) | 2008-12-25 | 2016-08-02 | Rohm Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
CN107863343A (en) * | 2017-09-14 | 2018-03-30 | 西安华羿微电子股份有限公司 | Plane MOS device and its manufacture method |
CN111370463A (en) * | 2018-12-26 | 2020-07-03 | 深圳尚阳通科技有限公司 | Trench gate power device and manufacturing method thereof |
CN114420761A (en) * | 2022-03-30 | 2022-04-29 | 成都功成半导体有限公司 | High-pressure-resistant silicon carbide device and preparation method thereof |
CN114899239A (en) * | 2022-07-12 | 2022-08-12 | 深圳芯能半导体技术有限公司 | Silicon carbide MOSFET and preparation method thereof |
US11574840B2 (en) | 2017-11-13 | 2023-02-07 | Fuji Electric Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080067604A1 (en) * | 2006-09-18 | 2008-03-20 | Lars Bach | Field effect transistor arrangement, memory device and methods of forming the same |
US20080108190A1 (en) * | 2006-11-06 | 2008-05-08 | General Electric Company | SiC MOSFETs and self-aligned fabrication methods thereof |
US8377812B2 (en) * | 2006-11-06 | 2013-02-19 | General Electric Company | SiC MOSFETs and self-aligned fabrication methods thereof |
US20090085099A1 (en) * | 2007-10-02 | 2009-04-02 | Shih Tzung Su | Trench mosfet and method of manufacture utilizing three masks |
US7799642B2 (en) | 2007-10-02 | 2010-09-21 | Inpower Semiconductor Co., Ltd. | Trench MOSFET and method of manufacture utilizing two masks |
US7781830B2 (en) * | 2008-07-16 | 2010-08-24 | Promos Technologies Inc. | Recessed channel transistor and method for preparing the same |
TWI419334B (en) * | 2011-10-18 | 2013-12-11 | Great Power Semiconductor Corp | Trenched power mosfet with enhanced breakdown voltage and fabrication method thereof |
TWI520337B (en) | 2012-12-19 | 2016-02-01 | 財團法人工業技術研究院 | Step trench metal-oxide-semiconductor field-effect transistor and method of fabrication the same |
JP6077380B2 (en) * | 2013-04-24 | 2017-02-08 | トヨタ自動車株式会社 | Semiconductor device |
CN107251233B (en) * | 2015-09-16 | 2021-04-06 | 富士电机株式会社 | Semiconductor device with a plurality of semiconductor chips |
CN108878527B (en) * | 2017-05-12 | 2021-09-28 | 新唐科技股份有限公司 | U-shaped metal oxide semiconductor assembly and manufacturing method thereof |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4967245A (en) * | 1988-03-14 | 1990-10-30 | Siliconix Incorporated | Trench power MOSFET device |
US5410170A (en) * | 1993-04-14 | 1995-04-25 | Siliconix Incorporated | DMOS power transistors with reduced number of contacts using integrated body-source connections |
US5969378A (en) * | 1997-06-12 | 1999-10-19 | Cree Research, Inc. | Latch-up free power UMOS-bipolar transistor |
US6057558A (en) * | 1997-03-05 | 2000-05-02 | Denson Corporation | Silicon carbide semiconductor device and manufacturing method thereof |
US6133587A (en) * | 1996-01-23 | 2000-10-17 | Denso Corporation | Silicon carbide semiconductor device and process for manufacturing same |
US20020142548A1 (en) * | 2001-03-28 | 2002-10-03 | Masaru Takaishi | Semiconductor device and method for manufacturing the same |
US6707100B2 (en) * | 2001-07-24 | 2004-03-16 | Koninklijke Philips Electronics N.V. | Trench-gate semiconductor devices, and their manufacture |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5506421A (en) * | 1992-11-24 | 1996-04-09 | Cree Research, Inc. | Power MOSFET in silicon carbide |
EP0676814B1 (en) * | 1994-04-06 | 2006-03-22 | Denso Corporation | Process of producing trench semiconductor device |
US6281521B1 (en) * | 1998-07-09 | 2001-08-28 | Cree Research Inc. | Silicon carbide horizontal channel buffered gate semiconductor devices |
GB0028031D0 (en) * | 2000-11-17 | 2001-01-03 | Koninkl Philips Electronics Nv | Trench-gate field-effect transistors and their manufacture |
-
2003
- 2003-01-24 TW TW092101602A patent/TW588460B/en active
- 2003-04-30 US US10/425,951 patent/US20040145011A1/en not_active Abandoned
-
2004
- 2004-09-30 US US10/952,848 patent/US7033892B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4967245A (en) * | 1988-03-14 | 1990-10-30 | Siliconix Incorporated | Trench power MOSFET device |
US5410170A (en) * | 1993-04-14 | 1995-04-25 | Siliconix Incorporated | DMOS power transistors with reduced number of contacts using integrated body-source connections |
US6133587A (en) * | 1996-01-23 | 2000-10-17 | Denso Corporation | Silicon carbide semiconductor device and process for manufacturing same |
US6057558A (en) * | 1997-03-05 | 2000-05-02 | Denson Corporation | Silicon carbide semiconductor device and manufacturing method thereof |
US5969378A (en) * | 1997-06-12 | 1999-10-19 | Cree Research, Inc. | Latch-up free power UMOS-bipolar transistor |
US20020142548A1 (en) * | 2001-03-28 | 2002-10-03 | Masaru Takaishi | Semiconductor device and method for manufacturing the same |
US6707100B2 (en) * | 2001-07-24 | 2004-03-16 | Koninklijke Philips Electronics N.V. | Trench-gate semiconductor devices, and their manufacture |
Cited By (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8133789B1 (en) | 2003-04-11 | 2012-03-13 | Purdue Research Foundation | Short-channel silicon carbide power mosfet |
US20070181939A1 (en) * | 2004-02-21 | 2007-08-09 | Koninklijke Philips Electronics, N.V. | Trench-gate semiconductor devices and the manufacture thereof |
US20090050960A1 (en) * | 2004-05-13 | 2009-02-26 | Vishay-Siliconix | Stacked Trench Metal-Oxide-Semiconductor Field Effect Transistor Device |
US8183629B2 (en) * | 2004-05-13 | 2012-05-22 | Vishay-Siliconix | Stacked trench metal-oxide-semiconductor field effect transistor device |
CN100388445C (en) * | 2004-12-08 | 2008-05-14 | 上海华虹Nec电子有限公司 | Method for mfg. large power MOS tube with small wire wide slot type structure |
US20060273387A1 (en) * | 2005-06-03 | 2006-12-07 | Toyota Jidosha Kabushiki Kaisha | Insulated gate-type semiconductor device and manufacturing method thereof |
US7972928B2 (en) * | 2005-06-03 | 2011-07-05 | Toyota Jidosha Kabushiki Kaisha | Insulated gate-type semiconductor device and manufacturing method thereof |
US20080079065A1 (en) * | 2006-09-29 | 2008-04-03 | Qingchun Zhang | Novel U-Shape Metal-Oxide-Semiconductor (UMOS) Gate Structure For High Power MOS-Based Semiconductor Devices |
US7476932B2 (en) * | 2006-09-29 | 2009-01-13 | The Boeing Company | U-shape metal-oxide-semiconductor (UMOS) gate structure for high power MOS-based semiconductor devices |
US8883580B2 (en) | 2007-04-19 | 2014-11-11 | Vishay-Siliconix | Trench metal oxide semiconductor with recessed trench material and remote contacts |
US20080258212A1 (en) * | 2007-04-19 | 2008-10-23 | Vishay-Siliconix | Trench metal oxide semiconductor with recessed trench material and remote contacts |
US8368126B2 (en) | 2007-04-19 | 2013-02-05 | Vishay-Siliconix | Trench metal oxide semiconductor with recessed trench material and remote contacts |
US8035112B1 (en) | 2008-04-23 | 2011-10-11 | Purdue Research Foundation | SIC power DMOSFET with self-aligned source contact |
US8338893B2 (en) * | 2008-07-03 | 2012-12-25 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and resulting structure DRAM cell with selected inverse narrow width effect |
US20110101464A1 (en) * | 2008-07-03 | 2011-05-05 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and resulting structure dram cell with selected inverse narrow width effect |
USRE48072E1 (en) * | 2008-12-25 | 2020-06-30 | Rohm Co., Ltd. | Semiconductor device |
US11152501B2 (en) | 2008-12-25 | 2021-10-19 | Rohm Co., Ltd. | Semiconductor device |
US20120126249A1 (en) * | 2008-12-25 | 2012-05-24 | Rohm Co., Ltd. | Semiconductor device |
US11804545B2 (en) | 2008-12-25 | 2023-10-31 | Rohm Co., Ltd. | Semiconductor device |
USRE48289E1 (en) * | 2008-12-25 | 2020-10-27 | Rohm Co., Ltd. | Semiconductor device |
US10693001B2 (en) | 2008-12-25 | 2020-06-23 | Rohm Co., Ltd. | Semiconductor device |
US9837531B2 (en) | 2008-12-25 | 2017-12-05 | Rohm Co., Ltd. | Semiconductor device |
US9406757B2 (en) | 2008-12-25 | 2016-08-02 | Rohm Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US9293575B2 (en) * | 2008-12-25 | 2016-03-22 | Rohm Co., Ltd. | Semiconductor device |
US20120153302A1 (en) * | 2009-08-28 | 2012-06-21 | Takahiro Nagano | Recessed gate-type silicon carbide field effect transistor and method of producing same |
US8835933B2 (en) * | 2009-08-28 | 2014-09-16 | National Institute Of Advanced Industrial Science And Technology | Recessed gate-type silicon carbide field effect transistor and method of producing same |
US9219127B2 (en) | 2009-12-24 | 2015-12-22 | Rohm Co., Ltd. | SiC field effect transistor |
US20140170841A1 (en) * | 2010-04-14 | 2014-06-19 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing same |
US9129804B2 (en) * | 2010-04-14 | 2015-09-08 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing same |
KR101142536B1 (en) * | 2010-07-26 | 2012-05-08 | 한국전기연구원 | Fabrication method of the SiC trench MOSFET |
CN103872130A (en) * | 2012-12-18 | 2014-06-18 | 现代自动车株式会社 | Semiconductor device and method for fabricating the same |
EP2843708A1 (en) * | 2013-08-28 | 2015-03-04 | Seoul Semiconductor Co., Ltd. | Nitride-based transistors and methods of fabricating the same |
CN104425618A (en) * | 2013-08-28 | 2015-03-18 | 首尔半导体株式会社 | Nitride-based transistor and method of fabricating the same |
US20150060943A1 (en) * | 2013-08-28 | 2015-03-05 | Seoul Semiconductor Co., Ltd. | Nitride-based transistors and methods of fabricating the same |
KR102066587B1 (en) | 2013-10-25 | 2020-01-15 | 서울반도체 주식회사 | method of fabricating vertical nitride-based transistor |
KR102135569B1 (en) | 2013-10-25 | 2020-07-20 | 서울반도체 주식회사 | vertical nitrid-based transistor having current blocking layer and method of fabricating the same |
KR20150047818A (en) * | 2013-10-25 | 2015-05-06 | 서울반도체 주식회사 | vertical nitrid-based transistor having current blocking layer and method of fabricating the same |
KR20150047838A (en) * | 2013-10-25 | 2015-05-06 | 서울반도체 주식회사 | method of fabricating vertical nitride-based transistor |
CN107863343A (en) * | 2017-09-14 | 2018-03-30 | 西安华羿微电子股份有限公司 | Plane MOS device and its manufacture method |
US11574840B2 (en) | 2017-11-13 | 2023-02-07 | Fuji Electric Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
CN111370463A (en) * | 2018-12-26 | 2020-07-03 | 深圳尚阳通科技有限公司 | Trench gate power device and manufacturing method thereof |
CN114420761A (en) * | 2022-03-30 | 2022-04-29 | 成都功成半导体有限公司 | High-pressure-resistant silicon carbide device and preparation method thereof |
CN114899239A (en) * | 2022-07-12 | 2022-08-12 | 深圳芯能半导体技术有限公司 | Silicon carbide MOSFET and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
TW200414541A (en) | 2004-08-01 |
US7033892B2 (en) | 2006-04-25 |
US20050266623A1 (en) | 2005-12-01 |
TW588460B (en) | 2004-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7033892B2 (en) | Trench power MOSFET in silicon carbide and method of making the same | |
US10084037B2 (en) | MOSFET active area and edge termination area charge balance | |
US8222693B2 (en) | Trench-gate transistors and their manufacture | |
US7462908B2 (en) | Dynamic deep depletion field effect transistor | |
US7417266B1 (en) | MOSFET having a JFET embedded as a body diode | |
US7276747B2 (en) | Semiconductor device having screening electrode and method | |
US7446354B2 (en) | Power semiconductor device having improved performance and method | |
US9837358B2 (en) | Source-gate region architecture in a vertical power semiconductor device | |
US20030057478A1 (en) | Mos-gated power semiconductor device | |
JP2001094096A (en) | Silicon carbide semiconductor device and fabrication method thereof | |
US6972231B2 (en) | Rad Hard MOSFET with graded body diode junction and reduced on resistance | |
KR20030005385A (en) | Field effect transistor structure and method of manufacture | |
US6846706B2 (en) | Power MOSFET with ultra-deep base and reduced on resistance | |
WO2019050717A1 (en) | Self-aligned shielded trench mosfets and related fabrication methods | |
JP4063353B2 (en) | Manufacturing method of trench gate type MOS field effect transistor | |
EP2939272B1 (en) | Adaptive charge balance techniques for mosfet | |
CN102687274B (en) | Slot type MOSFET | |
KR100290913B1 (en) | High voltage devicd and method for manufacturing the same | |
KR100518506B1 (en) | Trench gate power mos device and fabricating method therefor | |
US20210043735A1 (en) | Short channel trench power mosfet and method | |
KR100977408B1 (en) | Trench type Silicon Carbide MOSFET | |
JPH09121053A (en) | Vertical field-effect transistor and fabrication thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSU, CHIH-WEI;LEE, YUNG-CHUNG;PAN, TSUNG-MING;REEL/FRAME:014024/0862 Effective date: 20030312 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |