US20040089938A1 - Bonding pad design - Google Patents
Bonding pad design Download PDFInfo
- Publication number
- US20040089938A1 US20040089938A1 US10/694,486 US69448603A US2004089938A1 US 20040089938 A1 US20040089938 A1 US 20040089938A1 US 69448603 A US69448603 A US 69448603A US 2004089938 A1 US2004089938 A1 US 2004089938A1
- Authority
- US
- United States
- Prior art keywords
- layer
- conductive
- conductive base
- base layer
- slots
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
- H01L2224/05089—Disposition of the additional element
- H01L2224/05093—Disposition of the additional element of a plurality of vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
- H01L2224/05089—Disposition of the additional element
- H01L2224/05093—Disposition of the additional element of a plurality of vias
- H01L2224/05095—Disposition of the additional element of a plurality of vias at the periphery of the internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01044—Ruthenium [Ru]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Definitions
- This invention relates to the field of integrated circuit manufacturing. More particularly, the invention relates to the design and manufacture of bonding pads for an integrated circuit.
- layers of low k materials which have relatively low dielectric constants in comparison to other nonconductive materials used in the integrated circuit, are effective in isolating adjacent conductors and reducing capacitance.
- Low k materials are typically significantly softer and weaker than higher k materials, and when force is applied to the bonding pad, such as during probing or bonding, the layers of low k material tend to crack and fracture. These fractures tend to propagate through the dielectric layers and may even result in delamination of the dielectric layer or the entire bonding pad.
- a bonding pad for an integrated circuit having a conductive base layer.
- the conductive base layer has slots formed in it, where the slots extend completely through the conductive base layer.
- An insulating layer is disposed on top of the conductive base layer. The insulating layer protrudes into the slots of the conductive base layer.
- the insulating layer also includes a low k material.
- a conductive top layer is disposed on top of the insulating layer.
- the bonding pad as described above allows the incorporation of the low k material between layers of the bonding pad while minimizing the inherent softness of the low k layer.
- the low k insulating layer is formed, most of the low k material is disposed in the slots of the conductive base layer. These slots also tend to reduce the amount of low k material that tends to build up in the center of a large area that is covered with low k material. Thus, the slots not only contain most of the low k material, but prevent additional build up of low k material in the center of the conductive base layer. In this manner, there is a reduced thickness of low k material between the conductive base layer and the conductive top layer of the bonding pad, which tends to strengthen the overall structure of the bonding pad. However, the benefits of the use of the low k material between the conductive base layer and the conductive top layer of the bonding pad are retained.
- the bonding pad includes a plurality of vias extending through the insulating layer and electrically connecting the conductive base layer to the conductive top layer at peripheral portions of the conductive base layer and the conductive top layer.
- the insulating layer preferably includes a base oxide layer on top of the conductive base layer, a low k dielectric layer on top of the base oxide layer, and a cap oxide layer between the low k dielectric layer and the conductive top layer.
- Both the conductive base layer and the conductive top layer preferably include a metal such as aluminum, copper, nickel, ruthenium, titanium, tungsten, platinum, and gold.
- the slots of the conductive base layer preferably form a pattern of substantially parallel slots, having a width of about eleven microns and a spacing of about three microns. The slot width and number of slots preferably depend at least in part on the thickness and the size of the bonding pad.
- the insulating layer preferably has a thickness, as measured between the conductive base layer and the conductive top layer, of from about five thousand angstroms to about fifteen thousand angstroms.
- an integrated circuit having the bonding pad of claim 1.
- a method of forming the bonding pad is also described herein.
- FIG. 1 is a top plan view of a conductive base layer of a bonding pad according to a first embodiment of the present invention
- FIG. 2 is a cross sectional view of a portion of the bonding pad structure to the first embodiment of the present invention.
- FIG. 3 is a detailed cross sectional view of a portion of the bonding pad, showing a composite dielectric layer according to a preferred embodiment of the invention.
- FIG. 1 there is depicted a top plan view of a bonding pad 10 according to a preferred embodiment of the invention.
- the bonding pad 10 is formed as part of an integrated circuit 12 .
- the bonding pad 10 comprises most of the integrated circuit 10 .
- this depiction is representational only.
- the bonding pad 10 is fairly small in comparison to the balance of the integrated circuit 12 .
- the active and other circuit elements of the integrated circuit 12 have been omitted from FIG. 1, so as to not unduly distract from the depiction of the bonding pad 10 .
- the depiction of FIG. 1 is intended to highlight the more relevant portions of the integrated circuit 12 in light of the present invention, to facilitate the description and understanding of the invention.
- the bonding pad 10 is formed in part of a conductive base layer 14 and a conductive top layer 20 . Between the conductive base layer 14 and the conductive top layer 20 is an insulating layer 22 .
- the conductive base layer 14 has slots 16 formed in it, which slots 16 preferably extend completely through the conductive base layer 14 .
- Electrically conductive vias 18 electrically connect the conductive base layer 14 to the conductive top layer 20 .
- the electrically conductive vias 18 also preferably electrically connect the conductive base layer 14 and the conductive top layer 20 to lower layers 24 , some of which are electrically conductive, and some of which are electrically insulating. It is appreciated that there may be a greater or lesser number of lower layers 24 than depicted in FIG. 2, and the structure as depicted in FIG. 2 is in this regard representational only. It is also appreciated that the embodiments as described below can be applied to one or more of the lower levels 24 .
- the conductive base layer 14 and the conductive top layer 20 are preferably formed of a metal such as aluminum, tantalum, gold, copper, platinum, ruthenium, or titanium. It is appreciated that the recitation of such metals as used herein includes various alloys and nitrides of the metals, as applicable to the specific structure being described. It is also appreciated that such layers are often formed in multiple layers, which include adhesion, anti-reflection, and diffusion barrier layers of different materials, and which are formed to act cooperatively with the conduction layer that is also formed. Thus, the recitation of a specific material herein is intended to be representative and not exclusive of the various materials that can be used to form the structure.
- the conductive base layer 14 is preferably formed as a contiguous layer, after which the slots 16 are etched through the conductive base layer 14 in a wet or dry etch procedure. Alternately, the conductive base layer 14 is originally formed with the slots 16 , such as with a lift off deposition process.
- the conductive base layer 14 is preferably between about three thousand angstroms and about twenty thousand angstroms in thickness, and most preferably about ten thousand angstroms thick.
- the slots 16 formed in the conductive base layer 14 are preferably between about five microns and about twenty microns in width, and are most preferably about eleven microns in width.
- the bars of the conductive base layer 14 that are left between the slots 16 are preferably about one micron to about ten microns in width, and most preferably about three microns in width.
- the dimensions and shape of the bonding pad do not necessarily constitute a square feature, but can take on other shapes, such as a rectangle or a circle.
- the bonding pad 10 is preferably between about fifty microns and about one hundred and fifty microns square, and most preferably about eighty-five microns square.
- the slots 16 preferably have a length of between about twenty-five microns and about one hundred and thirty-five microns, and most preferably about sixty-nine microns. It is appreciated that the preferred dimensions as given above are representational, and highly dependent upon the technology to which the present invention is applied.
- FIG. 3 depicts a portion of the bonding 10 in greater detail. Depicted are two of the bars of the conductive bottom layer 14 in cross section, and detail of a preferred embodiment of the insulating layer 22 that is formed between the conductive bottom layer 14 and the conductive top layer 20 , especially in the region of the slot 16 between the two bars of the conductive bottom layer 14 .
- the insulating layer 22 includes layers of electrically insulating materials such as oxides like silicon dioxide, nitrides like silicon nitride, and most preferably a variety of materials that tend to exhibit dielectric constants that are lower then those typically associated with silicon dioxide, which materials are generally referred to as low k materials.
- the insulating layer 22 is formed with a base oxide layer 22 a on top of the conductive base layer 14 .
- the base oxide layer 22 a preferably has a thickness of between about twenty-five angstroms and about three thousand angstroms, and most preferably about five hundred angstroms.
- the base oxide layer 22 a is most preferably a relative hard material, such as silicon dioxide.
- the base oxide layer 22 a may be formed according to a variety of processes, such as sputter deposition or chemical vapor deposition, and is most preferably a relatively conformal layer, indicating that it has a fairly uniform thickness.
- a low k dielectric layer 22 b is preferably formed on top of the base oxide layer 22 a . As depicted in FIG. 3, the low k dielectric layer 22 b preferably fills in most of the slot 16 between the bars of the conductive base layer 14 .
- the thickness of the low k dielectric layer 22 b in the slot 16 is preferably between about two thousand angstroms and about twelve thousand angstroms, and most preferably about six thousand angstroms, and the thickness of the low k dielectric layer 22 b above the bars of the conductive base layer 24 is preferably between about zero angstroms and about twelve thousand angstroms, and most preferably about five hundred angstroms.
- the thickness of the low k dielectric layer 22 b is most preferably not uniform.
- the planarity of the low k dielectric layer 22 b may be formed in a variety of different processes.
- the low k dielectric layer 22 b is a material such as a polyamide that is formed by spinning the material onto the substrate.
- the low k dielectric layer 22 b can be deposited using chemical vapor deposition. Other processes that are compatible with the specific materials used for the various layers may also be employed.
- the low k dielectric layer 22 b tends to be relatively soft, and the slots 16 limit the build up of the low k dielectric layer 22 b between the bars of the conductive base layer 14 .
- the low k film 22 b above the bars of the conductive base layer 14 is significantly less thick than the harder silicon dioxide layer 22 c , thus provide structural support to the conductive top layer 20 , which tends to reduce the occurrence and degree of cracking and other stress failures of the bonding pad 10 during probing and bonding.
- the low k dielectric layer 22 b is preferably overlaid with a cap oxide layer 22 c .
- the cap oxide layer 22 c preferably has a thickness above layer 14 of between about three thousand angstroms and about fifteen thousand angstroms, and most preferably about nine thousand angstroms.
- the cap oxide layer 22 c is most preferably a relative hard material, such as silicon dioxide.
- the cap oxide layer 22 c may be formed according to a variety of processes, such as sputter deposition or chemical vapor deposition, and is most preferably a relatively conformal layer, indicating that it has a fairly uniform thickness as deposited above the low k film 22 b.
- the greater portion of the thickness of the insulating layer 22 between the bars of the conductive bottom layer 14 and the conductive top layer 20 is the relatively harder bottom oxide layer 22 a and cap oxide layer 22 c . This tends to provide structural support to the conductive top layer 20 , as described above.
- the thickness of the insulating layer 20 between the top of the bars of the conductive base layer 14 and the conductive top layer 20 is preferably between about three thousand angstroms and about fifteen thousand angstroms, and most preferably about ten thousand angstroms.
- the greater portion of the thickness of the insulating layer 22 in the slots 16 of the conductive bottom layer 14 beneath the conductive top layer 20 is the cap oxide layer 22 c . This tends to increase the hardness and strength of the film below the bonding pad 20 . If a crack is initiated during the bonding operation, the propagation of the crack is preferably limited to the segmented area 16 . To further strengthen the bonding pad stack, a series of vias can be added to connect metal lines 14 to the bonding pad layer 20 .
- the thickness of the low k dielectric layer 22 b in the slots 16 of the conductive base layer 14 is preferably between about three thousand angstroms and about ten thousand angstroms, and most preferably about six thousand angstroms.
Abstract
Description
- This invention relates to the field of integrated circuit manufacturing. More particularly, the invention relates to the design and manufacture of bonding pads for an integrated circuit.
- As the industry continues to advance, integrated circuits continue to become more complex, incorporate more components, operate at higher speeds, and are contained within a smaller area on the substrate. Consequently, it becomes increasingly important to effectively isolate components one from another so as to reduce undesired phenomena, such as interconnect capacitance, which impede the performance of the integrated circuit.
- With respect to the design and manufacture of bonding pads, layers of low k materials, which have relatively low dielectric constants in comparison to other nonconductive materials used in the integrated circuit, are effective in isolating adjacent conductors and reducing capacitance.
- Unfortunately, however, the incorporation of low k dielectrics into bonding pads has proved to be problematic in other aspects. Low k materials are typically significantly softer and weaker than higher k materials, and when force is applied to the bonding pad, such as during probing or bonding, the layers of low k material tend to crack and fracture. These fractures tend to propagate through the dielectric layers and may even result in delamination of the dielectric layer or the entire bonding pad.
- What is needed, therefore, is a bonding pad that provides both the isolation benefits of low k dielectric materials and sufficient strength to resist cracking and fracturing.
- The above and other needs are met by a bonding pad for an integrated circuit, having a conductive base layer. The conductive base layer has slots formed in it, where the slots extend completely through the conductive base layer. An insulating layer is disposed on top of the conductive base layer. The insulating layer protrudes into the slots of the conductive base layer. The insulating layer also includes a low k material. A conductive top layer is disposed on top of the insulating layer.
- The bonding pad as described above allows the incorporation of the low k material between layers of the bonding pad while minimizing the inherent softness of the low k layer. When the low k insulating layer is formed, most of the low k material is disposed in the slots of the conductive base layer. These slots also tend to reduce the amount of low k material that tends to build up in the center of a large area that is covered with low k material. Thus, the slots not only contain most of the low k material, but prevent additional build up of low k material in the center of the conductive base layer. In this manner, there is a reduced thickness of low k material between the conductive base layer and the conductive top layer of the bonding pad, which tends to strengthen the overall structure of the bonding pad. However, the benefits of the use of the low k material between the conductive base layer and the conductive top layer of the bonding pad are retained.
- In various preferred embodiments the bonding pad includes a plurality of vias extending through the insulating layer and electrically connecting the conductive base layer to the conductive top layer at peripheral portions of the conductive base layer and the conductive top layer. The insulating layer preferably includes a base oxide layer on top of the conductive base layer, a low k dielectric layer on top of the base oxide layer, and a cap oxide layer between the low k dielectric layer and the conductive top layer.
- Both the conductive base layer and the conductive top layer preferably include a metal such as aluminum, copper, nickel, ruthenium, titanium, tungsten, platinum, and gold. The slots of the conductive base layer preferably form a pattern of substantially parallel slots, having a width of about eleven microns and a spacing of about three microns. The slot width and number of slots preferably depend at least in part on the thickness and the size of the bonding pad. The insulating layer preferably has a thickness, as measured between the conductive base layer and the conductive top layer, of from about five thousand angstroms to about fifteen thousand angstroms.
- According to another aspect of the invention, there is provided an integrated circuit having the bonding pad of claim 1. A method of forming the bonding pad is also described herein.
- Further advantages of the invention are apparent by reference to the detailed description when considered in conjunction with the figures, which are not to scale so as to more clearly show the details, wherein like reference numbers indicate like elements throughout the several views, and wherein:
- FIG. 1 is a top plan view of a conductive base layer of a bonding pad according to a first embodiment of the present invention,
- FIG. 2 is a cross sectional view of a portion of the bonding pad structure to the first embodiment of the present invention, and
- FIG. 3 is a detailed cross sectional view of a portion of the bonding pad, showing a composite dielectric layer according to a preferred embodiment of the invention.
- Referring now to FIG. 1, there is depicted a top plan view of a
bonding pad 10 according to a preferred embodiment of the invention. Thebonding pad 10 is formed as part of an integratedcircuit 12. As depicted in FIG. 1, thebonding pad 10 comprises most of theintegrated circuit 10. However, this depiction is representational only. In actual embodiments, thebonding pad 10 is fairly small in comparison to the balance of the integratedcircuit 12. Further, in actual embodiments there are preferablymany bonding pads 10 formed in theintegrated circuit 12. Further, the active and other circuit elements of theintegrated circuit 12 have been omitted from FIG. 1, so as to not unduly distract from the depiction of thebonding pad 10. Thus, the depiction of FIG. 1 is intended to highlight the more relevant portions of the integratedcircuit 12 in light of the present invention, to facilitate the description and understanding of the invention. - As best seen in FIG. 2, the
bonding pad 10 is formed in part of aconductive base layer 14 and aconductive top layer 20. Between theconductive base layer 14 and theconductive top layer 20 is aninsulating layer 22. Theconductive base layer 14 hasslots 16 formed in it, whichslots 16 preferably extend completely through theconductive base layer 14. Electricallyconductive vias 18 electrically connect theconductive base layer 14 to theconductive top layer 20. The electricallyconductive vias 18 also preferably electrically connect theconductive base layer 14 and the conductivetop layer 20 to lowerlayers 24, some of which are electrically conductive, and some of which are electrically insulating. It is appreciated that there may be a greater or lesser number oflower layers 24 than depicted in FIG. 2, and the structure as depicted in FIG. 2 is in this regard representational only. It is also appreciated that the embodiments as described below can be applied to one or more of thelower levels 24. - The
conductive base layer 14 and theconductive top layer 20 are preferably formed of a metal such as aluminum, tantalum, gold, copper, platinum, ruthenium, or titanium. It is appreciated that the recitation of such metals as used herein includes various alloys and nitrides of the metals, as applicable to the specific structure being described. It is also appreciated that such layers are often formed in multiple layers, which include adhesion, anti-reflection, and diffusion barrier layers of different materials, and which are formed to act cooperatively with the conduction layer that is also formed. Thus, the recitation of a specific material herein is intended to be representative and not exclusive of the various materials that can be used to form the structure. - The
conductive base layer 14 is preferably formed as a contiguous layer, after which theslots 16 are etched through theconductive base layer 14 in a wet or dry etch procedure. Alternately, theconductive base layer 14 is originally formed with theslots 16, such as with a lift off deposition process. Theconductive base layer 14 is preferably between about three thousand angstroms and about twenty thousand angstroms in thickness, and most preferably about ten thousand angstroms thick. Theslots 16 formed in theconductive base layer 14 are preferably between about five microns and about twenty microns in width, and are most preferably about eleven microns in width. The bars of theconductive base layer 14 that are left between theslots 16 are preferably about one micron to about ten microns in width, and most preferably about three microns in width. - The dimensions and shape of the bonding pad do not necessarily constitute a square feature, but can take on other shapes, such as a rectangle or a circle. The
bonding pad 10 is preferably between about fifty microns and about one hundred and fifty microns square, and most preferably about eighty-five microns square. Theslots 16 preferably have a length of between about twenty-five microns and about one hundred and thirty-five microns, and most preferably about sixty-nine microns. It is appreciated that the preferred dimensions as given above are representational, and highly dependent upon the technology to which the present invention is applied. - FIG. 3 depicts a portion of the
bonding 10 in greater detail. Depicted are two of the bars of the conductivebottom layer 14 in cross section, and detail of a preferred embodiment of the insulatinglayer 22 that is formed between the conductivebottom layer 14 and the conductivetop layer 20, especially in the region of theslot 16 between the two bars of the conductivebottom layer 14. In various preferred embodiments, the insulatinglayer 22 includes layers of electrically insulating materials such as oxides like silicon dioxide, nitrides like silicon nitride, and most preferably a variety of materials that tend to exhibit dielectric constants that are lower then those typically associated with silicon dioxide, which materials are generally referred to as low k materials. - In a most preferred embodiment, the insulating
layer 22 is formed with abase oxide layer 22 a on top of theconductive base layer 14. Thebase oxide layer 22 a preferably has a thickness of between about twenty-five angstroms and about three thousand angstroms, and most preferably about five hundred angstroms. Thebase oxide layer 22 a is most preferably a relative hard material, such as silicon dioxide. Thebase oxide layer 22 a may be formed according to a variety of processes, such as sputter deposition or chemical vapor deposition, and is most preferably a relatively conformal layer, indicating that it has a fairly uniform thickness. - A low
k dielectric layer 22 b is preferably formed on top of thebase oxide layer 22 a. As depicted in FIG. 3, the lowk dielectric layer 22 b preferably fills in most of theslot 16 between the bars of theconductive base layer 14. Thus, the thickness of the lowk dielectric layer 22 b in theslot 16 is preferably between about two thousand angstroms and about twelve thousand angstroms, and most preferably about six thousand angstroms, and the thickness of the lowk dielectric layer 22 b above the bars of theconductive base layer 24 is preferably between about zero angstroms and about twelve thousand angstroms, and most preferably about five hundred angstroms. Thus, the thickness of the lowk dielectric layer 22 b is most preferably not uniform. - The planarity of the low
k dielectric layer 22 b may be formed in a variety of different processes. For example, in one embodiment the lowk dielectric layer 22 b is a material such as a polyamide that is formed by spinning the material onto the substrate. In other embodiments the lowk dielectric layer 22 b can be deposited using chemical vapor deposition. Other processes that are compatible with the specific materials used for the various layers may also be employed. - The low
k dielectric layer 22 b tends to be relatively soft, and theslots 16 limit the build up of the lowk dielectric layer 22 b between the bars of theconductive base layer 14. Thelow k film 22 b above the bars of theconductive base layer 14 is significantly less thick than the hardersilicon dioxide layer 22 c, thus provide structural support to the conductivetop layer 20, which tends to reduce the occurrence and degree of cracking and other stress failures of thebonding pad 10 during probing and bonding. - The low
k dielectric layer 22 b is preferably overlaid with acap oxide layer 22 c. After planarization thecap oxide layer 22 c preferably has a thickness abovelayer 14 of between about three thousand angstroms and about fifteen thousand angstroms, and most preferably about nine thousand angstroms. Thecap oxide layer 22 c is most preferably a relative hard material, such as silicon dioxide. Thecap oxide layer 22 c may be formed according to a variety of processes, such as sputter deposition or chemical vapor deposition, and is most preferably a relatively conformal layer, indicating that it has a fairly uniform thickness as deposited above thelow k film 22 b. - Thus, in the embodiment depicted in FIG. 3, the greater portion of the thickness of the insulating
layer 22 between the bars of the conductivebottom layer 14 and the conductivetop layer 20 is the relatively harderbottom oxide layer 22 a andcap oxide layer 22 c. This tends to provide structural support to the conductivetop layer 20, as described above. The thickness of the insulatinglayer 20 between the top of the bars of theconductive base layer 14 and the conductivetop layer 20 is preferably between about three thousand angstroms and about fifteen thousand angstroms, and most preferably about ten thousand angstroms. - However, the greater portion of the thickness of the insulating
layer 22 in theslots 16 of the conductivebottom layer 14 beneath the conductivetop layer 20 is thecap oxide layer 22 c. This tends to increase the hardness and strength of the film below thebonding pad 20. If a crack is initiated during the bonding operation, the propagation of the crack is preferably limited to the segmentedarea 16. To further strengthen the bonding pad stack, a series of vias can be added to connectmetal lines 14 to thebonding pad layer 20. The thickness of the lowk dielectric layer 22 b in theslots 16 of theconductive base layer 14 is preferably between about three thousand angstroms and about ten thousand angstroms, and most preferably about six thousand angstroms. - The foregoing description of preferred embodiments for this invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise form disclosed. Obvious modifications or variations are possible in light of the above teachings. The embodiments are chosen and described in an effort to provide the best illustrations of the principles of the invention and its practical application, and to thereby enable one of ordinary skill in the art to utilize the invention in various embodiments and with various modifications as is suited to the particular use contemplated. All such modifications and variations are within the scope of the invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/694,486 US20040089938A1 (en) | 2001-11-01 | 2003-10-27 | Bonding pad design |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/007,247 US6678950B1 (en) | 2001-11-01 | 2001-11-01 | Method for forming a bonding pad on a substrate |
US10/694,486 US20040089938A1 (en) | 2001-11-01 | 2003-10-27 | Bonding pad design |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/007,247 Division US6678950B1 (en) | 2001-11-01 | 2001-11-01 | Method for forming a bonding pad on a substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040089938A1 true US20040089938A1 (en) | 2004-05-13 |
Family
ID=29998703
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/007,247 Expired - Lifetime US6678950B1 (en) | 2001-11-01 | 2001-11-01 | Method for forming a bonding pad on a substrate |
US10/694,486 Abandoned US20040089938A1 (en) | 2001-11-01 | 2003-10-27 | Bonding pad design |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/007,247 Expired - Lifetime US6678950B1 (en) | 2001-11-01 | 2001-11-01 | Method for forming a bonding pad on a substrate |
Country Status (1)
Country | Link |
---|---|
US (2) | US6678950B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7482258B2 (en) * | 2005-04-28 | 2009-01-27 | International Business Machines Corporation | Product and method for integration of deep trench mesh and structures under a bond pad |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5700735A (en) * | 1996-08-22 | 1997-12-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming bond pad structure for the via plug process |
US5736791A (en) * | 1995-02-07 | 1998-04-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and bonding pad structure therefor |
US5834365A (en) * | 1995-04-10 | 1998-11-10 | United Microelectronics Corp. | Method of forming a bonding pad |
US5916823A (en) * | 1998-10-13 | 1999-06-29 | Worldwide Semiconductor Manufacturing Corporation | Method for making dual damascene contact |
US6143396A (en) * | 1997-05-01 | 2000-11-07 | Texas Instruments Incorporated | System and method for reinforcing a bond pad |
US6207547B1 (en) * | 1998-05-04 | 2001-03-27 | Lucent Technologies Inc. | Bond pad design for integrated circuits |
US20010010408A1 (en) * | 1999-03-19 | 2001-08-02 | Ming-Dou Ker | Low-capacitance bonding pad for semiconductor device |
US6515364B2 (en) * | 2000-04-14 | 2003-02-04 | Nec Corporation | Semiconductor device |
US20030071361A1 (en) * | 2001-10-15 | 2003-04-17 | International Business Machines Corporation | Structure and method for charge sensitive electrical devices |
US6560862B1 (en) * | 2001-02-06 | 2003-05-13 | Taiwan Semiconductor Manufacturing Company | Modified pad for copper/low-k |
US6577017B1 (en) * | 1994-12-07 | 2003-06-10 | Quick Logic Corporation | Bond pad having vias usable with antifuse process technology |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6069066A (en) * | 1998-12-09 | 2000-05-30 | United Microelectronics Corp. | Method of forming bonding pad |
US6306749B1 (en) * | 1999-06-08 | 2001-10-23 | Winbond Electronics Corp | Bond pad with pad edge strengthening structure |
-
2001
- 2001-11-01 US US10/007,247 patent/US6678950B1/en not_active Expired - Lifetime
-
2003
- 2003-10-27 US US10/694,486 patent/US20040089938A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6577017B1 (en) * | 1994-12-07 | 2003-06-10 | Quick Logic Corporation | Bond pad having vias usable with antifuse process technology |
US5736791A (en) * | 1995-02-07 | 1998-04-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and bonding pad structure therefor |
US5834365A (en) * | 1995-04-10 | 1998-11-10 | United Microelectronics Corp. | Method of forming a bonding pad |
US5700735A (en) * | 1996-08-22 | 1997-12-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming bond pad structure for the via plug process |
US6143396A (en) * | 1997-05-01 | 2000-11-07 | Texas Instruments Incorporated | System and method for reinforcing a bond pad |
US6625882B1 (en) * | 1997-05-01 | 2003-09-30 | Texas Instruments Incorporated | System and method for reinforcing a bond pad |
US6207547B1 (en) * | 1998-05-04 | 2001-03-27 | Lucent Technologies Inc. | Bond pad design for integrated circuits |
US5916823A (en) * | 1998-10-13 | 1999-06-29 | Worldwide Semiconductor Manufacturing Corporation | Method for making dual damascene contact |
US20010010408A1 (en) * | 1999-03-19 | 2001-08-02 | Ming-Dou Ker | Low-capacitance bonding pad for semiconductor device |
US6515364B2 (en) * | 2000-04-14 | 2003-02-04 | Nec Corporation | Semiconductor device |
US6560862B1 (en) * | 2001-02-06 | 2003-05-13 | Taiwan Semiconductor Manufacturing Company | Modified pad for copper/low-k |
US20030071361A1 (en) * | 2001-10-15 | 2003-04-17 | International Business Machines Corporation | Structure and method for charge sensitive electrical devices |
Also Published As
Publication number | Publication date |
---|---|
US6678950B1 (en) | 2004-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6650010B2 (en) | Unique feature design enabling structural integrity for advanced low K semiconductor chips | |
US5703408A (en) | Bonding pad structure and method thereof | |
JP3961412B2 (en) | Semiconductor device and method for forming the same | |
JP4170103B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US10636703B2 (en) | Semiconductor device for preventing crack in pad region and fabricating method thereof | |
US7323785B2 (en) | Semiconductor device | |
EP1609179B1 (en) | Internally reinforced bond pads | |
US7420278B2 (en) | Semiconductor device | |
US20060207790A1 (en) | Bonding pads having slotted metal pad and meshed via pattern | |
US6586839B2 (en) | Approach to structurally reinforcing the mechanical performance of silicon level interconnect layers | |
US6492260B1 (en) | Method of fabricating damascene metal wiring | |
US20020100949A1 (en) | Bonding pad structure of semiconductor device and method for fabricating the same | |
JP3645129B2 (en) | Manufacturing method of semiconductor device | |
US20020155672A1 (en) | Method of forming metal fuse | |
US6678950B1 (en) | Method for forming a bonding pad on a substrate | |
US20040266174A1 (en) | Method and apparatus of preventing tungsten pullout during tungsten chemical mill processing | |
EP1530236A2 (en) | Semiconductor device with multi-layered wiring arrangement including reinforcing patterns, and production method for manufacturing such semiconductor device | |
JP2002222811A (en) | Semiconductor device and manufacturing method therefor | |
US6596622B2 (en) | Semiconductor device having a multi-layer pad and manufacturing method thereof | |
US6156660A (en) | Method of planarization using dummy leads | |
US9190359B2 (en) | Scribe line structure for wafer dicing and method of making the same | |
US20020068385A1 (en) | Method for forming anchored bond pads in semiconductor devices and devices formed | |
CN105144363B (en) | The forming method of interconnection structure | |
JP2005116788A (en) | Semiconductor device | |
JP2008016464A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044886/0766 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 |