US20040069412A1 - Dry etching apparatus, dry etching method, and cleaning method adopted in dry etching apparatus - Google Patents
Dry etching apparatus, dry etching method, and cleaning method adopted in dry etching apparatus Download PDFInfo
- Publication number
- US20040069412A1 US20040069412A1 US10/650,505 US65050503A US2004069412A1 US 20040069412 A1 US20040069412 A1 US 20040069412A1 US 65050503 A US65050503 A US 65050503A US 2004069412 A1 US2004069412 A1 US 2004069412A1
- Authority
- US
- United States
- Prior art keywords
- dry etching
- plate
- substrate
- etching apparatus
- etched
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
- H01J37/32091—Radio frequency generated discharge the radio frequency energy being capacitively coupled to the plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67069—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/334—Etching
Definitions
- the invention relates to a dry etching apparatus, a dry etching method, and a cleaning method adopted in the dry etching apparatus, and more particularly to a dry etching apparatus, a dry etching method, and a cleaning method adopted in the dry etching apparatus suitable for use in texturing the surface of a silicon substrate used in a solar cell or the like.
- a solar cell is an element that converts incident light energy into electrical energy.
- the solar cell is classified into crystal-based, amorphous-based, and compound-based solar cells depending on materials used.
- crystalline silicon solar cells account for a large percentage of the solar cells currently available on the market.
- the crystalline silicon solar cell is further classified into a single-crystalline silicon type and a multi-crystalline silicon type.
- a silicon solar cell of a single-crystal type has an advantage that efficiency can be readily improved due to the substrate of high quality, but has a drawback that the manufacturing cost of the substrate is high.
- a multi-crystalline silicon solar cell has a drawback that efficiency cannot be readily improved due to the substrate of inferior quality, but has an advantage that the manufacturing cost is low.
- improvement in quality of the multi-crystalline silicon substrate and advancement in the cell fabrication technique in recent years made it possible to achieve conversion efficiency of approximately 18% in the research level.
- a solar cell is fabricated from a silicon substrate
- reflection can be reduced to some extent by etching the surface of the substrate with alkaline aqueous solution, such as sodium hydroxide, to form fine textures (concavities and convexities) on the surface of the substrate.
- alkaline aqueous solution such as sodium hydroxide
- a texture structure can be formed on the surface of the substrate by the method described above.
- Etching with the use of alkaline aqueous solution depends on the plane orientation of crystals, and for this reason, in a case where a solar cell is fabricated from a multi-crystalline silicon substrate, a group of pyramids cannot be formed homogeneously, which raises a problem that overall reflectance cannot be reduced effectively. When the textures cannot be formed homogeneously, incident light cannot be taken into the solar cell effectively, and the solar cell has little hope of improving photoelectrical conversion efficiency.
- a substrate processing apparatus used in the reactive ion etching method is generally of a parallel plate counter-electrode type, wherein an RF voltage plate is provided on the side where the substrate is placed and the electrode on the other side and the internal sidewall are connected to ground.
- the interior of the chamber is evacuated, then the substrate is added by the RF voltage and is subjected to plasma etching while a constant pressure is maintained by introducing an etching gas, and a pressure in the interior of the chamber is restored to atmospheric pressure after the etching is completed.
- the invention was devised in view of the foregoing problems in the related art, and has an object to provide a dry etching apparatus and a dry etching method, making it possible to form textures efficiently and homogeneously on the surface of a substrate, for example, a silicon substrate used in a solar cell.
- the invention has another object to provide a dry etching apparatus, a dry etching method, and a cleaning method adopted in the dry etching apparatus, making it easier to clean a plate covering the surface of a substrate during etching.
- components of a substrate evaporate when the substrate is etched, part of which, however, does not evaporate completely and molecules bond to one another, thereby being left as residues on the surface of the substrate.
- the surface of the substrate is textured through the dry etching method, the surface is textured by accelerating a rate at which residues, composed of components of the etched substrate, re-attach to the surface of the substrate, so that textures are formed on the surface of the substrate by using the residues as a micro-mask for etching.
- a dry etching apparatus of the invention includes: a chamber; an RF electrode provided inside the chamber; and a plate provided in parallel or nearly parallel with the RF electrode to cover a substrate to be etched, placed on the RF electrode directly or through a tray, wherein the plate is provided with a planar or nearly planar obstacle that partly inhibits a part of gas and plasma from passing through the plate.
- a dry etching method of the invention for forming a texture surface of the substrate through etching comprises placing a substrate to be etched on an RF electrode provided inside a chamber, directly or through a tray, and covering the substrate to be etched with a plate, wherein the plate is provided with a planar or nearly planar obstacle that inhibits a part of gas and plasma from passing through the plate.
- dry etching is performed by covering above the substrate to be etched with the plate provided with a planar or nearly planar obstacle that inhibits a part of gas and plasma from passing through the plate. It is thus possible to achieve conditions under which etching residues attach to the surface of the substrate faster by trapping the etching residues in a space between the surface of the substrate and the plate. Because etching can be performed while allowing the etching residues to attach to the surface of the substrate, a texture can be formed on the surface of the substrate at markedly high efficiency in comparison with the conventional case.
- the homogeneity of the textures in a batch is improved, which makes it possible to increase the number of substrates to be processed at a time. It is thus possible to form fine textures on the surface of a substrate, or namely a textured surface, needed in a high efficient solar cell or the like, at high tact and at a lower cost.
- etching residues attach to the surface of the substrate to be etched, and at the same time, the etching residues attach to the plate covering the substrate, on the surface opposing the substrate. While etching is performed repetitively, a quantity of residues attaching to the plate is increased to the extent that the residues start to fall on the substrate in the form of powder particles. The particles thus dropped form an etching mask, and the masked portion is left intact without being etched, which raises a problem that the homogeneity of the textures cannot be ensured.
- the plate In order to avoid such a problem, the plate needs to be cleaned periodically.
- the etching residues can be readily cleaned through a wet etching method using a solution of acids or alkali.
- the apparatus is upsized to increase the number of substrates to be processed at a time, the plate is upsized correspondingly, and a cleaning bath as large as the dry etching apparatus is required. Also, the need to handle dangerous cleaning liquid raises a problem.
- a dry etching apparatus of the invention therefore includes: a chamber; an RF electrode provided inside the chamber; and a plate provided with a number of opening portions and provided in parallel or nearly parallel with the RF electrode to cover a substrate to be etched, placed on the RF electrode directly or through a tray, wherein the plate is structured in such a manner that a surface and a back surface can be reversed.
- a dry etching method of the invention comprises placing a substrate to be etched on an RF electrode provided inside a chamber, directly or through a tray, and covering the substrate to be etched with a plate provided with a number of opening portions, wherein a surface of the substrate to be etched is textured through etching and the plate is cleaned on a surface side concurrently.
- both the surface and the back surface of the plate can be used as described above, it is possible to dry-clean the plate at the same time while surface texturing are performed on the substrate. Hence, the surface of a substrate can be textured at high tact, while it is possible to eliminate the need to clean the plate with chemical liquid, using a large-scaled cleaning bath or dangerous chemicals.
- a cleaning method of the invention adopted in a dry etching apparatus for cleaning a surface of a plate comprises: carrying out a substrate from a chamber; placing a plate provided with a number of opening portions inside the chamber; and introducing an etching gas inside the chamber.
- FIG. 1 is a view showing a cross-sectional structure of a solar cell fabricated with the use of a dry etching apparatus of the invention
- FIG. 2 is a view showing a basic structure of the dry etching apparatus
- FIG. 3 is a view showing another basic structure of the dry etching apparatus
- FIG. 4 is an enlarged view showing the internal structure of the dry etching apparatus
- FIG. 5 shows a plan view and a cross section showing an example when obstacles 16 comprise parallel bar-shaped members 16 a;
- FIG. 6 shows a plan view and a cross section when the obstacles 16 comprise mesh members 16 b;
- FIG. 7 shows a plan view and a cross section when grid-like members 16 c are adopted as the obstacles 16 ;
- FIG. 8A is a cross section showing an example when the obstacles 16 comprise a plurality of parallel elongate sheet members 16 d aligned with a clearance in between;
- FIG. 8B is a cross section showing an example when the obstacles 16 comprise a mesh woven by crossing a plurality of elongate sheet members 16 e over and under with each other;
- FIG. 8C is a cross section showing an example when a plurality of elongate sheet members 16 f aligned with a clearance in between are laminated in directions intersecting at right angles to be used as the obstacles;
- FIG. 9 is a cross section showing a structure of a dry etching apparatus provided with a plate 15 of the invention.
- FIG. 1 is a view showing a structure of a solar cell fabricated with the use of a dry etching apparatus of the invention.
- numeral 1 denotes a silicon substrate
- numeral 2 denotes textures formed on the silicon substrate 1
- numeral 3 denotes an impurity diffusing layer on the light-reception surface side
- numeral 4 denotes an impurity diffusing layer (BSF) on the back surface side of the silicon substrate 1
- numeral 5 denotes a surface anti-reflection layer
- numeral 6 denotes a surface electrode
- numeral 7 denotes a back surface electrode.
- the silicon substrate 1 is a single-crystalline or multi-crystalline silicon substrate.
- the substrate is either of a p-type or an n-type.
- the silicon substrate 1 is formed through the Czochralski method or the like in the case of single-crystalline silicon, and through casting process or the like in the case of multi-crystalline silicon.
- Multi-crystalline silicon is quite advantageous over single-crystalline silicon in terms of the manufacturing costs because it can be mass-produced.
- An ingot made through the Czochralski method or the casting processing is sliced at a thickness of approximately 300 ⁇ m, and cut into a silicon substrate of a size of approximately 10 cm ⁇ 10 cm or 15 cm ⁇ 15 cm.
- the impurity diffusing layer 3 in which another type impurity against to the substrate is diffused and the anti-reflection layer 5 . It is preferable to form the layer (BSF) 4 in which one conduction type semiconductor impurity is diffused at a high concentration on the back surface side of the silicon substrate 1 .
- the surface electrode 6 and the back surface electrode 7 are formed respectively on the surface side and the back surface side of the silicon substrate 1 .
- the surface electrode 6 and the back surface electrode 7 are formed by sintering screen-printed Ag paste and by forming a solder layer on the top.
- the textures 2 are formed as follows. That is, a gas is kept introduced into an evacuated chamber to maintain a constant pressure, and plasma is generated by applying RF voltage to the electrode provided inside the chamber. The surface of the substrate is then etched by the action of resulting activated seeds, such as ions and radicals. This method is referred to as the reactive ion etching (RIE) method, and will now be described with reference to FIG. 2 and FIG. 3.
- RIE reactive ion etching
- numeral 1 denotes a silicon substrate
- numeral 8 denotes a massflow controller
- numeral 9 denotes an RF electrode
- numeral 10 denotes a pressure controller
- numeral 11 denotes a vacuum pump
- numeral 12 denotes an RF power supply.
- numeral 23 denotes an insulation portion that electrically isolates the RF electrode 9 from other outside walls.
- Plasma is generated by introducing a gas necessary for etching into the apparatus by the massflow controller 8 while supplying RF power from the RF electrode 9 to excite and activate ions and radicals, and the surface of the silicon substrate 1 placed on the top portion of the RF electrode 9 is etched by the action of the ions and radicals.
- the surface of a single large-area silicon substrate 1 is etched by providing the RF electrode 9 inside the apparatus.
- the surfaces of a plurality of silicon substrates 1 are etched concurrently by providing the RF electrode 9 on the outside wall of the apparatus.
- a method in which, of all the generated active seeds, the effect of etching by the action of ions is enhanced is generally referred to as the reactive ion etching method.
- the plasma etching method is known as a similar method.
- the reactive ion etching method and the plasma etching method are basically the same in the principle of generating plasma, and different merely in distributions of the kinds of active seeds acting on the substrate, and the distributions are changed depending on the chamber structure, the electrode structure, a generation frequency or the like.
- the invention therefore, is effective not only to the reactive ion etching method, but also to the plasma etching method in general.
- etching is performed for approximately three minutes at a reaction pressure of 7 Pa and at plasma-generating RF power of 500 W while 20 sccm of methane trifluoride (CHF 3 ), 50 sccm of chlorine (Cl 2 ), 10 sccm of oxygen (O 2 ), 80 sccm of sulfur hexafluoride (SF 6 ) and in addition to them 1 sccm of H 2 O are kept flown.
- the textures 2 are thereby formed on the surface of the silicon substrate 1 .
- silicon evaporates when it is etched, part of which, however, does not evaporate completely and molecules bond to one another, thereby being left as residues on the surfaces of the substrate 1 .
- the etching residues are removed in the end.
- the textures 2 can be formed in a reliable manner by setting a gas condition, a reaction pressure, RF power, etc. to comply with the conditions such that the etching residues of silicon will be left on the surface of the silicon substrate 1 . It should be noted, however, that an aspect ratio of the textures 2 needs to be optimized. Conversely, it is difficult to form the textures 2 under condition that the etching residues will not be left on the surface of the silicon substrate 1 .
- a plate 15 is disposed between the silicon substrate 1 and an anode 18 to cover the silicon substrate 1 .
- etching while the silicon substrate 1 is covered with the plate 15 in this manner, it is possible to promote the formation of residues on the silicon substrate 1 , which in turn promotes the formation of the surface texture 2 .
- FIG. 4 is an enlarged view of the interior of the dry etching apparatus.
- numeral 1 denotes a silicon substrate to be etched
- numeral 9 denotes an RF electrode to be used as a cathode
- numeral 15 denotes a plate provided to cover the silicon substrate 1
- numeral 16 denotes obstacles provided in the plate 15 . Opening portions 19 are formed between neighboring obstacles 16 .
- Numeral 17 denotes a sidewall used to hold the plate 15
- numeral 18 denotes a chamber wall to be used as an anode
- numeral 23 denotes an insulator that electrically isolates the chamber wall 18 from the RF electrode 9 .
- the chamber wall 18 is grounded and thereby servers as the anode.
- a tray 24 is provided on the RF electrode 9 to be used as the cathode, and the silicon substrate 1 to be etched is placed thereon.
- Plasma is generated by applying an RF voltage from the RF electrode 9 while introducing a gas inside the chamber 14 to excite and activate ions and radicals, and the surface of the silicon substrate 1 on the tray 24 provided on the RF electrode 9 is thereby etched.
- the plate 15 supported by the sidewall 17 is provided with the obstacles 16 as well as the opening portions 19 .
- a gas and plasma pass through the opening portions 19 .
- the opening pattern of the opening portions 19 is not especially limited. It should be noted, however, that the presence of a non-opening portion of a large area gives rise to unevenness in etching.
- FIG. 5 shows a plane view and a cross section of an example when the obstacles 16 comprise parallel bar-shaped members 16 a.
- a plurality of bar-shaped members 16 a are fit inside a square frame of the plate 15 .
- Numeral 17 denotes the sidewall.
- the plate 15 is formed as a flat or nearly flat plate from the bar-shaped members 16 a , and clearances are used as the opening portions 19 , through which a gas and plasma are allowed to pass through. Opening portions may be formed by providing holes in the bar-shaped members 16 per se.
- FIG. 6 shows a plane view and a cross section when the obstacles 16 comprise mesh members 16 b.
- the mesh members 16 b are woven by crossing longitudinal members and lateral members over and under with each other.
- each opening portion 19 forms a rectangular shape. Because a larger number of the opening portions 19 are provided and the area of each opening portion 19 is reduced in comparison with the case of FIG. 5, it is possible to reduce the occurrence of unevenness in etching. Also, because a mesh structure is adopted, even when the individual members 16 b are made thinner and a poor quality of material is used, overall strength can be ensured.
- FIG. 7 shows a plane view and a cross section when grid-like members 16 c are adopted as the obstacles 16 .
- the grid-like members 16 c form a double-layer structure, in which a plurality of longitudinal members aligned in parallel are provided on a plurality of lateral members aligned in parallel.
- each opening portion 19 forms a rectangular shape, and because a large number of the opening portions 19 are provided, it is possible to reduce the occurrence of unevenness in etching.
- the obstacles 16 may comprise a combination of any of the forming members 16 a through 16 c as described above.
- the cross-sectional shapes of the respective members forming the obstacles 16 are note specially limited.
- the respective members forming the obstacles 16 shown in FIG. 5 through FIG. 7 are shaped like circular columns; however, the respective members may have a cross section of a square column.
- the thickness of the obstacles 16 is reduced, and so is an overall thickness of the plate 15 .
- a volume of the etching chamber 14 can be thus reduced. Also, because the plate 15 is formed as a nearly flat plate, an abnormal discharge seldom occurs during etching.
- FIG. 8A, FIG. 8B, and FIG. 8C are cross sections when obstacles 16 comprise flat elongate members.
- FIG. 8A shows an example when the obstacles 16 comprise a plurality of parallel elongate sheet members 16 d aligned with a clearance in between.
- FIG. 8B is an example when the obstacles 16 comprise a plurality of elongate sheet members 16 e woven into a mesh.
- FIG. 8C shows an example when a plurality of elongate sheet members 16 f aligned with a clearance in between are layered in directions intersecting at right angles.
- obstacles 16 comprise thin wire members, obstacles 16 become easy to process and the weight can be reduced further.
- Materials of the plate 15 and the obstacles 16 are not especially limited, and metal, glass, and resin would be good examples. It should be noted, however, that of all metals, a stainless-based material is not suitable when a stainless-based material corrodes in order to exposed to a gas used to etch silicon.
- Metal is preferable as a material of the plate 15 when the readiness in processing is concerned.
- metal when an etching area is large, it is preferable to use metal because glass is so brittle that it readily breaks. In this case, an aluminum-based material is most preferable.
- the plate 15 heats because it is exposed to plasma during etching, and the temperature of the plate 15 rises.
- a glass-based material material that can withstand a high temperature is preferable.
- the silicon substrate 1 is taken out in atmosphere.
- a material that can withstand a temperature difference is preferable for the plate 15 .
- the longitudinal members of the mesh may be formed linearly from a material that is not easy to process, for example, a glass-based material, and members made of a material that is easy to process, for example, an aluminum-based material or a resin-based material like Teflon, are crossed over and under the longitudinal members in the lateral direction.
- the lower layer may be made of an aluminum-based member and the top layer may be made of a glass-based member.
- an open area ratio of the opening portions 19 it is preferable to set an open area ratio of the opening portions 19 to 5 to 40%.
- the open area ratio of the opening portions 19 is less than 5%, a gas needed to etch silicon is not supplied sufficiently and a residue forming rate is reduced, which in turn slows down the formation of the surface texture 2 of the silicon substrate 1 .
- the open area ratio of the opening portions 19 exceeds 40%, the effect of trapping silicon compounds, generated and evaporating during etching, within a space between the silicon substrate 1 and the plate 15 is reduced, and so is the effect of promoting residue formation.
- the opening portions 19 are not necessarily provided.
- the silicon substrate is etched with the use of the dry etching apparatus described as above, it is preferable to perform etching while a distance of 5 mm to 30 mm is maintained between the plate 15 and the silicon substrate 1 .
- a distance of 5 mm to 30 mm is maintained between the plate 15 and the silicon substrate 1 .
- the opening portions 19 in the plate 15 are transferred as a pattern on the surface of the silicon substrate 1 when the surface texture 2 is formed, thereby leaving unevenness on the surface. Conversely, when a distance exceeds 30 mm, the effect of promoting the formation of the surface texture 2 by generating the residues is reduced.
- a method of maintaining a distance between the plate 15 and the silicon substrate 1 is not especially limited.
- a simple method is to maintain a distance by providing the sidewall 17 to the plate 15 .
- the structure of the plate 15 of the invention aims to improve the forming rate of the surface texture 2 by promoting the generation of residues to be used as a mask for etching that is needed when the surface texture 2 is formed on the silicon substrate 1 .
- the surface texture 2 of the silicon substrate 1 is formed homogeneously on the surface of the silicon substrate 1 . This is particularly advantageous when the area of a substrate is large.
- FIG. 9 is across section showing one example of a structure of a dry etching apparatus provided with a plate 15 of the invention.
- numeral 1 denotes a silicon substrate
- numeral 9 denotes an RF electrode
- numeral 12 denotes an RF power supply
- numeral 14 denotes a chamber
- numeral 24 denotes a tray
- numeral 15 denotes a plate
- numeral 17 denotes an attachment member
- numeral 23 denotes an insulator that electrically isolates a chamber wall 18 from the RF electrode 9 .
- the plate 15 is placed to cover the silicon substrate 1 from above.
- the plate 15 maintains a certain distance from the silicon substrate 1 by using the attachment member 17 as a spacer. It is thus possible to trap residues to be used as a mask when the silicon substrate 1 is etched in a space between the plate 15 and the substrate 1 , which in turn makes it possible to promote the generation of textures on the silicon substrate 1 .
- the texture forming rate is improved, the homogeneity of etching in a batch is improved, too, and the number of substrates to be processed at a time can be increased.
- the etching residues attach not only to the surface of the silicon substrate 1 , but also to the plate 15 provided over the substrate 1 , on the surface opposing the substrate 1 , at the same time.
- the plate 15 is dry-cleaned inside the dry etching apparatus to remove such etching residues.
- a gas is introduced while the silicon substrate 1 is not transported in the chamber 14 , and plasma is generated by introducing RF power from the RF electrode 9 to excite and activate ions and radicals, which act on the surface of the plate 15 and thereby remove the etching residues attaching thereto.
- the plate 15 it is preferable to structure the plate 15 in such a manner that it is removed from the attachment member 17 , and re-attached inversely.
- the surface of the plate 15 onto which the etching residues are attaching can be cleaned while being placed oppositely to the anode 18 . A cleaning speed of the etching residues can be thus improved.
- the surface and the back surface of the plate 15 are of substantially the same shape. When arranged in this manner, either the surface or the back surface of the plate 15 can be used. The plate 15 can be thus used repetitively while being reversed.
- a reversing method will now be described in detail with reference to FIG. 9. Assume that a plane A is the surface of the plate 15 opposing the silicon substrate 1 , and a plane B is the surface on the opposite side. Then, when the surface of the silicon substrate 1 is textured by forming the textures thereon, residues attach to the plane A of the plate 15 . Then, by reversing the surface and the back surface of the plate 15 so that the plane B opposes the silicon substrate 1 , there will occur no problem that the residues drop on the silicon substrate 1 because the residues have not attached to the plane B from the start.
- the plane A opposing the anode 18 in this instance is exposed to an etching gas and plasma, and the residues attaching to the surface of the plane A are therefore etched by the action of the etching gas and plasma.
- the surface texturing of the silicon substrate 1 and the cleaning of the plate 15 can be performed concurrently, and the plate 15 can be used repetitively while being reversed.
- a holding method of the plate 15 is not especially limited as long as a certain distance can be secured from the substrate 1 .
- an explanation was given to the apparatus of a lateral parallel plate type; however, the invention is not limited to this structure.
- an explanation was given to the bulk silicon solar cell as an example of the substrate to be etched; however, the invention can be applied to an amorphous silicon solar cell, a thin-film solar cell, etc.
- applications of the invention are not limited to a silicon substrate or the substrate in a solar cell, and the invention can be also applied to a substrate made of any of glass, metal, plastic, and resin.
Abstract
Description
- This application is based on application Nos. 2002-249671 and 2002-311820 filed in Japan, the content of which is incorporated hereinto by reference.
- 1. Field of the Invention
- The invention relates to a dry etching apparatus, a dry etching method, and a cleaning method adopted in the dry etching apparatus, and more particularly to a dry etching apparatus, a dry etching method, and a cleaning method adopted in the dry etching apparatus suitable for use in texturing the surface of a silicon substrate used in a solar cell or the like.
- 2. Description of the Related Art
- A solar cell is an element that converts incident light energy into electrical energy. The solar cell is classified into crystal-based, amorphous-based, and compound-based solar cells depending on materials used. Among others, crystalline silicon solar cells account for a large percentage of the solar cells currently available on the market. The crystalline silicon solar cell is further classified into a single-crystalline silicon type and a multi-crystalline silicon type. A silicon solar cell of a single-crystal type has an advantage that efficiency can be readily improved due to the substrate of high quality, but has a drawback that the manufacturing cost of the substrate is high. On the contrary, a multi-crystalline silicon solar cell has a drawback that efficiency cannot be readily improved due to the substrate of inferior quality, but has an advantage that the manufacturing cost is low. In addition, improvement in quality of the multi-crystalline silicon substrate and advancement in the cell fabrication technique in recent years made it possible to achieve conversion efficiency of approximately 18% in the research level.
- On the other hand, while multi-crystalline silicon solar cells have been available on the market because they can be manufactured at a low cost through mass-production, the demand is now on the increase due to growing concern about environmental issues in recent years, and there is a need to achieve higher conversion efficiency at a low cost.
- There have been made many attempts regarding solar cells to improve conversion efficiency to electrical energy. One of such attempts relates to a technique to reduce reflection of light incident on the substrate, by which conversion efficiency to electrical energy can be improved by reducing reflection of light on the surface.
- In a case where a solar cell is fabricated from a silicon substrate, reflection can be reduced to some extent by etching the surface of the substrate with alkaline aqueous solution, such as sodium hydroxide, to form fine textures (concavities and convexities) on the surface of the substrate. In a case where a single-crystalline silicon substrate having a (100)-plane orientation, a group of myriads of pyramids called a texture structure can be formed on the surface of the substrate by the method described above.
- Etching with the use of alkaline aqueous solution, however, depends on the plane orientation of crystals, and for this reason, in a case where a solar cell is fabricated from a multi-crystalline silicon substrate, a group of pyramids cannot be formed homogeneously, which raises a problem that overall reflectance cannot be reduced effectively. When the textures cannot be formed homogeneously, incident light cannot be taken into the solar cell effectively, and the solar cell has little hope of improving photoelectrical conversion efficiency.
- In order to eliminate such a problem, there has been proposed an idea of texturing the surface by forming fine textures through the reactive ion etching method when a solar cell element is fabricated from multi-crystalline silicon (see Japanese Laid-Open Patent Application No. 102625/1997, etc.). In other words, this idea is to reduce reflectance of a solar cell using multi-crystalline silicon more effectively by forming fine texture homogeneously on multi-crystalline silicon regardless of anomalous plane orientations of the crystals.
- A substrate processing apparatus used in the reactive ion etching method is generally of a parallel plate counter-electrode type, wherein an RF voltage plate is provided on the side where the substrate is placed and the electrode on the other side and the internal sidewall are connected to ground. The interior of the chamber is evacuated, then the substrate is added by the RF voltage and is subjected to plasma etching while a constant pressure is maintained by introducing an etching gas, and a pressure in the interior of the chamber is restored to atmospheric pressure after the etching is completed.
- Because of the procedure described above, waiting times for evacuation and leaking to atmospheric pressure are long in a reactive ion etching apparatus. Moreover, the area of the solar cell itself is large. Hence, there is a problem that the manufacturing cost of a solar cell is increased because only a small number of substrates can be processed at a time.
- Accordingly, in the case of using a reactive ion etching apparatus in the fabrication sequence of a solar cell, a way in which the number of substrates to be processed at a time is increased at high tact while ensuring homogeneity of textures formed the surface of the substrate, or a way in which the area of a substrate to be processed is increased is crucial.
- The invention was devised in view of the foregoing problems in the related art, and has an object to provide a dry etching apparatus and a dry etching method, making it possible to form textures efficiently and homogeneously on the surface of a substrate, for example, a silicon substrate used in a solar cell.
- The invention has another object to provide a dry etching apparatus, a dry etching method, and a cleaning method adopted in the dry etching apparatus, making it easier to clean a plate covering the surface of a substrate during etching.
- Basically, components of a substrate evaporate when the substrate is etched, part of which, however, does not evaporate completely and molecules bond to one another, thereby being left as residues on the surface of the substrate. In the invention, when the surface of the substrate is textured through the dry etching method, the surface is textured by accelerating a rate at which residues, composed of components of the etched substrate, re-attach to the surface of the substrate, so that textures are formed on the surface of the substrate by using the residues as a micro-mask for etching.
- A dry etching apparatus of the invention includes: a chamber; an RF electrode provided inside the chamber; and a plate provided in parallel or nearly parallel with the RF electrode to cover a substrate to be etched, placed on the RF electrode directly or through a tray, wherein the plate is provided with a planar or nearly planar obstacle that partly inhibits a part of gas and plasma from passing through the plate.
- A dry etching method of the invention for forming a texture surface of the substrate through etching comprises placing a substrate to be etched on an RF electrode provided inside a chamber, directly or through a tray, and covering the substrate to be etched with a plate, wherein the plate is provided with a planar or nearly planar obstacle that inhibits a part of gas and plasma from passing through the plate.
- As has been described, according to the inventions, dry etching is performed by covering above the substrate to be etched with the plate provided with a planar or nearly planar obstacle that inhibits a part of gas and plasma from passing through the plate. It is thus possible to achieve conditions under which etching residues attach to the surface of the substrate faster by trapping the etching residues in a space between the surface of the substrate and the plate. Because etching can be performed while allowing the etching residues to attach to the surface of the substrate, a texture can be formed on the surface of the substrate at markedly high efficiency in comparison with the conventional case. At the same time, the homogeneity of the textures in a batch is improved, which makes it possible to increase the number of substrates to be processed at a time. It is thus possible to form fine textures on the surface of a substrate, or namely a textured surface, needed in a high efficient solar cell or the like, at high tact and at a lower cost.
- When etching is performed by covering a substrate to be etched with a plate provided with a number of opening portions, the etching residues attach to the surface of the substrate to be etched, and at the same time, the etching residues attach to the plate covering the substrate, on the surface opposing the substrate. While etching is performed repetitively, a quantity of residues attaching to the plate is increased to the extent that the residues start to fall on the substrate in the form of powder particles. The particles thus dropped form an etching mask, and the masked portion is left intact without being etched, which raises a problem that the homogeneity of the textures cannot be ensured.
- In order to avoid such a problem, the plate needs to be cleaned periodically. The etching residues can be readily cleaned through a wet etching method using a solution of acids or alkali. However, when the apparatus is upsized to increase the number of substrates to be processed at a time, the plate is upsized correspondingly, and a cleaning bath as large as the dry etching apparatus is required. Also, the need to handle dangerous cleaning liquid raises a problem.
- A dry etching apparatus of the invention therefore includes: a chamber; an RF electrode provided inside the chamber; and a plate provided with a number of opening portions and provided in parallel or nearly parallel with the RF electrode to cover a substrate to be etched, placed on the RF electrode directly or through a tray, wherein the plate is structured in such a manner that a surface and a back surface can be reversed.
- Also, a dry etching method of the invention comprises placing a substrate to be etched on an RF electrode provided inside a chamber, directly or through a tray, and covering the substrate to be etched with a plate provided with a number of opening portions, wherein a surface of the substrate to be etched is textured through etching and the plate is cleaned on a surface side concurrently.
- Because both the surface and the back surface of the plate can be used as described above, it is possible to dry-clean the plate at the same time while surface texturing are performed on the substrate. Hence, the surface of a substrate can be textured at high tact, while it is possible to eliminate the need to clean the plate with chemical liquid, using a large-scaled cleaning bath or dangerous chemicals.
- A cleaning method of the invention adopted in a dry etching apparatus for cleaning a surface of a plate comprises: carrying out a substrate from a chamber; placing a plate provided with a number of opening portions inside the chamber; and introducing an etching gas inside the chamber.
- According to this cleaning method, because the plate is cleaned by activating the dry etching apparatus after the substrate is carried out, it is no longer necessary to dip the plate in a large-scaled cleaning bath with the use of dangerous chemical liquid, and the plate can be thus cleaned safely.
- FIG. 1 is a view showing a cross-sectional structure of a solar cell fabricated with the use of a dry etching apparatus of the invention;
- FIG. 2 is a view showing a basic structure of the dry etching apparatus;
- FIG. 3 is a view showing another basic structure of the dry etching apparatus;
- FIG. 4 is an enlarged view showing the internal structure of the dry etching apparatus;
- FIG. 5 shows a plan view and a cross section showing an example when
obstacles 16 comprise parallel bar-shaped members 16 a; - FIG. 6 shows a plan view and a cross section when the
obstacles 16 comprisemesh members 16 b; - FIG. 7 shows a plan view and a cross section when grid-
like members 16 c are adopted as theobstacles 16; - FIG. 8A is a cross section showing an example when the
obstacles 16 comprise a plurality of parallelelongate sheet members 16 d aligned with a clearance in between; - FIG. 8B is a cross section showing an example when the
obstacles 16 comprise a mesh woven by crossing a plurality ofelongate sheet members 16 e over and under with each other; - FIG. 8C is a cross section showing an example when a plurality of
elongate sheet members 16 f aligned with a clearance in between are laminated in directions intersecting at right angles to be used as the obstacles; and - FIG. 9 is a cross section showing a structure of a dry etching apparatus provided with a
plate 15 of the invention. - The following description will describe embodiments of the invention in detail with reference to the accompanying drawings.
- FIG. 1 is a view showing a structure of a solar cell fabricated with the use of a dry etching apparatus of the invention.
- Referring to FIG. 1,
numeral 1 denotes a silicon substrate, numeral 2 denotes textures formed on thesilicon substrate 1,numeral 3 denotes an impurity diffusing layer on the light-reception surface side, numeral 4 denotes an impurity diffusing layer (BSF) on the back surface side of thesilicon substrate 1,numeral 5 denotes a surface anti-reflection layer, numeral 6 denotes a surface electrode, and numeral 7 denotes a back surface electrode. - The
silicon substrate 1 is a single-crystalline or multi-crystalline silicon substrate. The substrate is either of a p-type or an n-type. Thesilicon substrate 1 is formed through the Czochralski method or the like in the case of single-crystalline silicon, and through casting process or the like in the case of multi-crystalline silicon. Multi-crystalline silicon is quite advantageous over single-crystalline silicon in terms of the manufacturing costs because it can be mass-produced. An ingot made through the Czochralski method or the casting processing is sliced at a thickness of approximately 300 μm, and cut into a silicon substrate of a size of approximately 10 cm×10 cm or 15 cm×15 cm. - On the surface side of the
silicon substrate 1 are formed theimpurity diffusing layer 3 in which another type impurity against to the substrate is diffused and theanti-reflection layer 5. It is preferable to form the layer (BSF) 4 in which one conduction type semiconductor impurity is diffused at a high concentration on the back surface side of thesilicon substrate 1. Thesurface electrode 6 and theback surface electrode 7 are formed respectively on the surface side and the back surface side of thesilicon substrate 1. Thesurface electrode 6 and theback surface electrode 7 are formed by sintering screen-printed Ag paste and by forming a solder layer on the top. - The
textures 2 are formed as follows. That is, a gas is kept introduced into an evacuated chamber to maintain a constant pressure, and plasma is generated by applying RF voltage to the electrode provided inside the chamber. The surface of the substrate is then etched by the action of resulting activated seeds, such as ions and radicals. This method is referred to as the reactive ion etching (RIE) method, and will now be described with reference to FIG. 2 and FIG. 3. - Referring to FIG. 2 and FIG. 3,
numeral 1 denotes a silicon substrate, numeral 8 denotes a massflow controller, numeral 9 denotes an RF electrode, numeral 10 denotes a pressure controller, numeral 11 denotes a vacuum pump, and numeral 12 denotes an RF power supply. Referring to FIG. 3, in particular, numeral 23 denotes an insulation portion that electrically isolates theRF electrode 9 from other outside walls. - Plasma is generated by introducing a gas necessary for etching into the apparatus by the
massflow controller 8 while supplying RF power from theRF electrode 9 to excite and activate ions and radicals, and the surface of thesilicon substrate 1 placed on the top portion of theRF electrode 9 is etched by the action of the ions and radicals. According to the apparatus shown in FIG. 2, the surface of a single large-area silicon substrate 1 is etched by providing theRF electrode 9 inside the apparatus. On the contrary, according to the apparatus shown in FIG. 3, the surfaces of a plurality ofsilicon substrates 1 are etched concurrently by providing theRF electrode 9 on the outside wall of the apparatus. - A method in which, of all the generated active seeds, the effect of etching by the action of ions is enhanced is generally referred to as the reactive ion etching method. The plasma etching method is known as a similar method. The reactive ion etching method and the plasma etching method are basically the same in the principle of generating plasma, and different merely in distributions of the kinds of active seeds acting on the substrate, and the distributions are changed depending on the chamber structure, the electrode structure, a generation frequency or the like. The invention, therefore, is effective not only to the reactive ion etching method, but also to the plasma etching method in general.
- In this invention, for example, etching is performed for approximately three minutes at a reaction pressure of 7 Pa and at plasma-generating RF power of 500 W while 20 sccm of methane trifluoride (CHF3), 50 sccm of chlorine (Cl2), 10 sccm of oxygen (O2), 80 sccm of sulfur hexafluoride (SF6) and in addition to them 1 sccm of H2O are kept flown. The
textures 2 are thereby formed on the surface of thesilicon substrate 1. Basically, silicon evaporates when it is etched, part of which, however, does not evaporate completely and molecules bond to one another, thereby being left as residues on the surfaces of thesubstrate 1. In other words, in the invention, when the surface of thesilicon substrate 1 is textured through the reactive ion etching method and a similar dry etching method, a rate at which etching residues, chiefly composed of etched silicon, re-attach to the surface of thesilicon substrate 1 is accelerated, so that thetextures 2 are formed on the surface of thesilicon substrate 1 by using the residues as a micro-mask for etching. It should be noted that the etching residues are removed in the end. - Also, the
textures 2 can be formed in a reliable manner by setting a gas condition, a reaction pressure, RF power, etc. to comply with the conditions such that the etching residues of silicon will be left on the surface of thesilicon substrate 1. It should be noted, however, that an aspect ratio of thetextures 2 needs to be optimized. Conversely, it is difficult to form thetextures 2 under condition that the etching residues will not be left on the surface of thesilicon substrate 1. - In the invention, a
plate 15 is disposed between thesilicon substrate 1 and ananode 18 to cover thesilicon substrate 1. By performing etching while thesilicon substrate 1 is covered with theplate 15 in this manner, it is possible to promote the formation of residues on thesilicon substrate 1, which in turn promotes the formation of thesurface texture 2. - An explanation will be given with reference to FIG. 4. FIG. 4 is an enlarged view of the interior of the dry etching apparatus. Referring to FIG. 4,
numeral 1 denotes a silicon substrate to be etched, numeral 9 denotes an RF electrode to be used as a cathode, numeral 15 denotes a plate provided to cover thesilicon substrate 1, and numeral 16 denotes obstacles provided in theplate 15. Openingportions 19 are formed betweenneighboring obstacles 16.Numeral 17 denotes a sidewall used to hold theplate 15, numeral 18 denotes a chamber wall to be used as an anode, and numeral 23 denotes an insulator that electrically isolates thechamber wall 18 from theRF electrode 9. - The
chamber wall 18 is grounded and thereby servers as the anode. Atray 24 is provided on theRF electrode 9 to be used as the cathode, and thesilicon substrate 1 to be etched is placed thereon. Plasma is generated by applying an RF voltage from theRF electrode 9 while introducing a gas inside thechamber 14 to excite and activate ions and radicals, and the surface of thesilicon substrate 1 on thetray 24 provided on theRF electrode 9 is thereby etched. - The
plate 15 supported by thesidewall 17 is provided with theobstacles 16 as well as the openingportions 19. A gas and plasma pass through the openingportions 19. The opening pattern of the openingportions 19 is not especially limited. It should be noted, however, that the presence of a non-opening portion of a large area gives rise to unevenness in etching. - An example of a structure of the
obstacles 16 in theplate 15 will now be explained more in detail with reference to FIG. 5 through FIG. 7. - FIG. 5 shows a plane view and a cross section of an example when the
obstacles 16 comprise parallel bar-shapedmembers 16 a. A plurality of bar-shapedmembers 16 a are fit inside a square frame of theplate 15.Numeral 17 denotes the sidewall. Theplate 15 is formed as a flat or nearly flat plate from the bar-shapedmembers 16 a, and clearances are used as the openingportions 19, through which a gas and plasma are allowed to pass through. Opening portions may be formed by providing holes in the bar-shapedmembers 16 per se. - FIG. 6 shows a plane view and a cross section when the
obstacles 16 comprisemesh members 16 b. Themesh members 16 b are woven by crossing longitudinal members and lateral members over and under with each other. By adopting themesh members 16 b, each openingportion 19 forms a rectangular shape. Because a larger number of the openingportions 19 are provided and the area of each openingportion 19 is reduced in comparison with the case of FIG. 5, it is possible to reduce the occurrence of unevenness in etching. Also, because a mesh structure is adopted, even when theindividual members 16 b are made thinner and a poor quality of material is used, overall strength can be ensured. - FIG. 7 shows a plane view and a cross section when grid-
like members 16 c are adopted as theobstacles 16. The grid-like members 16 c form a double-layer structure, in which a plurality of longitudinal members aligned in parallel are provided on a plurality of lateral members aligned in parallel. As is with FIG. 6, each openingportion 19 forms a rectangular shape, and because a large number of the openingportions 19 are provided, it is possible to reduce the occurrence of unevenness in etching. - The
obstacles 16 may comprise a combination of any of the formingmembers 16 a through 16 c as described above. - The cross-sectional shapes of the respective members forming the
obstacles 16 are note specially limited. For example, the respective members forming theobstacles 16 shown in FIG. 5 through FIG. 7 are shaped like circular columns; however, the respective members may have a cross section of a square column. - Further, in a case where the respective members are reduced in thickness and made into an elongate sheet or an elongate film, the thickness of the
obstacles 16 is reduced, and so is an overall thickness of theplate 15. A volume of theetching chamber 14 can be thus reduced. Also, because theplate 15 is formed as a nearly flat plate, an abnormal discharge seldom occurs during etching. - FIG. 8A, FIG. 8B, and FIG. 8C are cross sections when
obstacles 16 comprise flat elongate members. FIG. 8A shows an example when theobstacles 16 comprise a plurality of parallelelongate sheet members 16 d aligned with a clearance in between. FIG. 8B is an example when theobstacles 16 comprise a plurality ofelongate sheet members 16 e woven into a mesh. FIG. 8C shows an example when a plurality ofelongate sheet members 16 f aligned with a clearance in between are layered in directions intersecting at right angles. - Further, when the
obstacles 16 comprise thin wire members,obstacles 16 become easy to process and the weight can be reduced further. - Materials of the
plate 15 and theobstacles 16 are not especially limited, and metal, glass, and resin would be good examples. It should be noted, however, that of all metals, a stainless-based material is not suitable when a stainless-based material corrodes in order to exposed to a gas used to etch silicon. - Metal is preferable as a material of the
plate 15 when the readiness in processing is concerned. In particular, when an etching area is large, it is preferable to use metal because glass is so brittle that it readily breaks. In this case, an aluminum-based material is most preferable. - On the other hand, the
plate 15 heats because it is exposed to plasma during etching, and the temperature of theplate 15 rises. Hence, in a case where theplate 15 is exposed to high-temperature plasma, a glass-based material material that can withstand a high temperature is preferable. - According to the fabrication sequence, once the
surface texture 2 of thesilicon substrate 1 is formed, thesilicon substrate 1 is taken out in atmosphere. Hence, a material that can withstand a temperature difference is preferable for theplate 15. - As has been described, it is necessary to select preferable materials depending on the etching conditions.
- It is possible to combine a plurality of materials. For example, in the case of the
mesh members 16 b of FIG. 6, the longitudinal members of the mesh may be formed linearly from a material that is not easy to process, for example, a glass-based material, and members made of a material that is easy to process, for example, an aluminum-based material or a resin-based material like Teflon, are crossed over and under the longitudinal members in the lateral direction. In the case of the structure of FIG. 7, the lower layer may be made of an aluminum-based member and the top layer may be made of a glass-based member. - In a case where the
obstacles 16 per se are made of a material that transmits neither a gas nor plasma, it is preferable to set an open area ratio of the openingportions 19 to 5 to 40%. When the open area ratio of the openingportions 19 is less than 5%, a gas needed to etch silicon is not supplied sufficiently and a residue forming rate is reduced, which in turn slows down the formation of thesurface texture 2 of thesilicon substrate 1. Conversely, when the open area ratio of the openingportions 19 exceeds 40%, the effect of trapping silicon compounds, generated and evaporating during etching, within a space between thesilicon substrate 1 and theplate 15 is reduced, and so is the effect of promoting residue formation. - When the
obstacles 16 are made of materials that can transmit a gas and plasma, the openingportions 19 are not necessarily provided. - When the silicon substrate is etched with the use of the dry etching apparatus described as above, it is preferable to perform etching while a distance of 5 mm to 30 mm is maintained between the
plate 15 and thesilicon substrate 1. When arranged in this manner, there can be achieved an effect that the silicon compounds generated during etching are trapped within a space between thesilicon substrate 1 and theplate 15, which makes it easier for the residues, chiefly composed of silicon, to be formed on thesilicon substrate 1. Hence, not only the formation of the residues, but also the formation of thesurface texture 2 can be promoted at the same time. When a distance between theplate 15 and thesilicon substrate 1 is less than 5 mm, the openingportions 19 in theplate 15 are transferred as a pattern on the surface of thesilicon substrate 1 when thesurface texture 2 is formed, thereby leaving unevenness on the surface. Conversely, when a distance exceeds 30 mm, the effect of promoting the formation of thesurface texture 2 by generating the residues is reduced. - A method of maintaining a distance between the
plate 15 and thesilicon substrate 1 is not especially limited. For example, as shown in FIG. 4 through FIG. 7, a simple method is to maintain a distance by providing thesidewall 17 to theplate 15. - The structure of the
plate 15 of the invention aims to improve the forming rate of thesurface texture 2 by promoting the generation of residues to be used as a mask for etching that is needed when thesurface texture 2 is formed on thesilicon substrate 1. However, there is a large side effect that thesurface texture 2 of thesilicon substrate 1 is formed homogeneously on the surface of thesilicon substrate 1. This is particularly advantageous when the area of a substrate is large. - FIG. 9 is across section showing one example of a structure of a dry etching apparatus provided with a
plate 15 of the invention. Referring to FIG. 9,numeral 1 denotes a silicon substrate, numeral 9 denotes an RF electrode, numeral 12 denotes an RF power supply, numeral 14 denotes a chamber, numeral 24 denotes a tray, numeral 15 denotes a plate, numeral 17 denotes an attachment member, numeral 23 denotes an insulator that electrically isolates achamber wall 18 from theRF electrode 9. - The
plate 15, provided with a number of openingportions 19, is placed to cover thesilicon substrate 1 from above. Theplate 15 maintains a certain distance from thesilicon substrate 1 by using theattachment member 17 as a spacer. It is thus possible to trap residues to be used as a mask when thesilicon substrate 1 is etched in a space between theplate 15 and thesubstrate 1, which in turn makes it possible to promote the generation of textures on thesilicon substrate 1. When the texture forming rate is improved, the homogeneity of etching in a batch is improved, too, and the number of substrates to be processed at a time can be increased. - According to this method, however, the etching residues attach not only to the surface of the
silicon substrate 1, but also to theplate 15 provided over thesubstrate 1, on the surface opposing thesubstrate 1, at the same time. - In the invention, the
plate 15 is dry-cleaned inside the dry etching apparatus to remove such etching residues. In other words, a gas is introduced while thesilicon substrate 1 is not transported in thechamber 14, and plasma is generated by introducing RF power from theRF electrode 9 to excite and activate ions and radicals, which act on the surface of theplate 15 and thereby remove the etching residues attaching thereto. - In this instance, it is preferable to structure the
plate 15 in such a manner that it is removed from theattachment member 17, and re-attached inversely. When structured in this manner, the surface of theplate 15 onto which the etching residues are attaching can be cleaned while being placed oppositely to theanode 18. A cleaning speed of the etching residues can be thus improved. - Further, it is preferable that the surface and the back surface of the
plate 15 are of substantially the same shape. When arranged in this manner, either the surface or the back surface of theplate 15 can be used. Theplate 15 can be thus used repetitively while being reversed. - A reversing method will now be described in detail with reference to FIG. 9. Assume that a plane A is the surface of the
plate 15 opposing thesilicon substrate 1, and a plane B is the surface on the opposite side. Then, when the surface of thesilicon substrate 1 is textured by forming the textures thereon, residues attach to the plane A of theplate 15. Then, by reversing the surface and the back surface of theplate 15 so that the plane B opposes thesilicon substrate 1, there will occur no problem that the residues drop on thesilicon substrate 1 because the residues have not attached to the plane B from the start. Further, the plane A opposing theanode 18 in this instance is exposed to an etching gas and plasma, and the residues attaching to the surface of the plane A are therefore etched by the action of the etching gas and plasma. In short, the surface texturing of thesilicon substrate 1 and the cleaning of theplate 15 can be performed concurrently, and theplate 15 can be used repetitively while being reversed. - While the embodiments of the invention have been described, the invention is not limited to the embodiments above. For example, a holding method of the
plate 15 is not especially limited as long as a certain distance can be secured from thesubstrate 1. Also, an explanation was given to the apparatus of a lateral parallel plate type; however, the invention is not limited to this structure. Also, an explanation was given to the bulk silicon solar cell as an example of the substrate to be etched; however, the invention can be applied to an amorphous silicon solar cell, a thin-film solar cell, etc. Further, applications of the invention are not limited to a silicon substrate or the substrate in a solar cell, and the invention can be also applied to a substrate made of any of glass, metal, plastic, and resin.
Claims (21)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002-249671 | 2002-08-28 | ||
JP2002249671A JP3898601B2 (en) | 2002-08-28 | 2002-08-28 | Manufacturing method of solar cell |
JP2002-311820 | 2002-10-25 | ||
JP2002311820A JP3898621B2 (en) | 2002-10-25 | 2002-10-25 | Manufacturing method of solar cell |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040069412A1 true US20040069412A1 (en) | 2004-04-15 |
US7556741B2 US7556741B2 (en) | 2009-07-07 |
Family
ID=32072439
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/650,505 Expired - Fee Related US7556741B2 (en) | 2002-08-28 | 2003-08-27 | Method for producing a solar cell |
Country Status (2)
Country | Link |
---|---|
US (1) | US7556741B2 (en) |
DE (1) | DE10340750A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100105209A1 (en) * | 2008-10-23 | 2010-04-29 | Lam Research Corporation | Silicon etch with passivation using plasma enhanced oxidation |
US20110226726A1 (en) * | 2010-03-16 | 2011-09-22 | Bong-Sub Song | Dry etching apparatus and method for manufacturing touch screen panels using the same |
WO2022086826A1 (en) * | 2020-10-21 | 2022-04-28 | Applied Materials, Inc. | Cover wafer for semiconductor processing chamber |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101624989B1 (en) * | 2010-09-10 | 2016-05-27 | 주식회사 원익아이피에스 | Surface processing method of silicon substrate for solar cell, and manufacturing method of solar cell |
US20150020974A1 (en) * | 2013-07-19 | 2015-01-22 | Psk Inc. | Baffle and apparatus for treating surface of baffle, and substrate treating apparatus |
Citations (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3982976A (en) * | 1974-12-09 | 1976-09-28 | Teletype Corporation | Method of evaluating the cleanliness of silicon wafers |
US4243506A (en) * | 1978-08-28 | 1981-01-06 | Hitachi, Ltd. | Plasma-etching apparatus |
US4523971A (en) * | 1984-06-28 | 1985-06-18 | International Business Machines Corporation | Programmable ion beam patterning system |
US4661203A (en) * | 1985-06-28 | 1987-04-28 | Control Data Corporation | Low defect etching of patterns using plasma-stencil mask |
US4681780A (en) * | 1983-12-01 | 1987-07-21 | Polaroid Corporation | Continuously cleaned rotary coating mask |
US4771213A (en) * | 1985-10-30 | 1988-09-13 | Kabushiki Kaisha Toshiba | Shadow mask |
US4810322A (en) * | 1986-11-03 | 1989-03-07 | International Business Machines Corporation | Anode plate for a parallel-plate reactive ion etching reactor |
US4842679A (en) * | 1986-03-25 | 1989-06-27 | Sharp Kabushiki Kaisha | Method for the production of semiconductor devices |
US5015331A (en) * | 1988-08-30 | 1991-05-14 | Matrix Integrated Systems | Method of plasma etching with parallel plate reactor having a grid |
US5171732A (en) * | 1988-12-23 | 1992-12-15 | Troy Investments, Inc. | Method of making a josephson junction |
US5177398A (en) * | 1990-05-31 | 1993-01-05 | Commonwealth Scientific Corporation | Grid assembly for ion beam sources and method therefor |
US5223108A (en) * | 1991-12-30 | 1993-06-29 | Materials Research Corporation | Extended lifetime collimator |
US5248371A (en) * | 1992-08-13 | 1993-09-28 | General Signal Corporation | Hollow-anode glow discharge apparatus |
US5254215A (en) * | 1989-08-11 | 1993-10-19 | Sanyo Electric Co., Ltd. | Dry etching method |
US5304250A (en) * | 1991-07-11 | 1994-04-19 | Sony Corporation | Plasma system comprising hollow mesh plate electrode |
US5332464A (en) * | 1990-10-12 | 1994-07-26 | Seiko Epson Corporation | Semiconductor device manfuacturing apparatus |
US5417798A (en) * | 1991-01-24 | 1995-05-23 | Sumitomo Electric Industries, Ltd. | Etching method |
US5503881A (en) * | 1993-04-05 | 1996-04-02 | Vlsi Technology, Inc. | Method of processing a semiconductor wafer |
US5665167A (en) * | 1993-02-16 | 1997-09-09 | Tokyo Electron Kabushiki Kaisha | Plasma treatment apparatus having a workpiece-side electrode grounding circuit |
US5679436A (en) * | 1994-08-23 | 1997-10-21 | Analog Devices, Inc. | Micromechanical structure with textured surface and method for making same |
US5693234A (en) * | 1993-11-11 | 1997-12-02 | Siemens Aktiengesellschaft | Method for producing at least one recess in a surface of a substrate apparatus for carrying out the said method and use of the product thus obtained |
US5695564A (en) * | 1994-08-19 | 1997-12-09 | Tokyo Electron Limited | Semiconductor processing system |
US5753014A (en) * | 1993-11-12 | 1998-05-19 | Van Rijn; Cornelis Johannes Maria | Membrane filter and a method of manufacturing the same as well as a membrane |
US5764842A (en) * | 1995-03-23 | 1998-06-09 | Hitachi, Ltd. | Semiconductor guided-wave optical device and method of fabricating thereof |
US5770123A (en) * | 1994-09-22 | 1998-06-23 | Ebara Corporation | Method and apparatus for energy beam machining |
US5868952A (en) * | 1995-03-17 | 1999-02-09 | Ebara Corporation | Fabrication method with energy beam |
US5968275A (en) * | 1997-06-25 | 1999-10-19 | Lam Research Corporation | Methods and apparatus for passivating a substrate in a plasma reactor |
US5968274A (en) * | 1992-08-06 | 1999-10-19 | Canon Kabushiki Kaisha | Continuous forming method for functional deposited films and deposition apparatus |
US5990016A (en) * | 1996-12-24 | 1999-11-23 | Samsung Electronics Co., Ltd. | Dry etching method and apparatus for manufacturing a semiconductor device |
US6087274A (en) * | 1998-03-03 | 2000-07-11 | The United States Of America As Represented By The Secretary Of The Navy | Nanoscale X-Y-Z translation of nanochannel glass replica-based masks for making complex structures during patterning |
US6132805A (en) * | 1998-10-20 | 2000-10-17 | Cvc Products, Inc. | Shutter for thin-film processing equipment |
US6171351B1 (en) * | 1994-09-16 | 2001-01-09 | MTU Motoren-und Turbinen Union M{umlaut over (u)}nchen GmbH | Strip coatings for metal components of drive units and their process of manufacture |
US6176967B1 (en) * | 1998-09-16 | 2001-01-23 | International Business Machines Corporation | Reactive ion etch chamber wafer masking system |
US6214161B1 (en) * | 1997-08-07 | 2001-04-10 | Robert Bosch Gmbh | Method and apparatus for anisotropic etching of substrates |
US20010006169A1 (en) * | 1999-12-28 | 2001-07-05 | Hogan Timothy J. | Method for improving ash rate uniformity in photoresist ashing process equipment |
US6261406B1 (en) * | 1999-01-11 | 2001-07-17 | Lsi Logic Corporation | Confinement device for use in dry etching of substrate surface and method of dry etching a wafer surface |
US6316289B1 (en) * | 1998-11-12 | 2001-11-13 | Amerasia International Technology Inc. | Method of forming fine-pitch interconnections employing a standoff mask |
US20020011215A1 (en) * | 1997-12-12 | 2002-01-31 | Goushu Tei | Plasma treatment apparatus and method of manufacturing optical parts using the same |
US6413880B1 (en) * | 1999-09-10 | 2002-07-02 | Starmega Corporation | Strongly textured atomic ridge and dot fabrication |
US6418941B1 (en) * | 1997-10-07 | 2002-07-16 | Matsushita Electric Industrial Co., Ltd. | Method of and apparatus for plasma cleaning of chip-mounted board |
US20020168166A1 (en) * | 2001-05-14 | 2002-11-14 | Nippon Telegraph And Telephone Corporation | Silica-based optical waveguide circuit and fabrication method thereof |
US20050011447A1 (en) * | 2003-07-14 | 2005-01-20 | Tokyo Electron Limited | Method and apparatus for delivering process gas to a process chamber |
US20050241583A1 (en) * | 2004-04-30 | 2005-11-03 | Arthur Buechel | Method for the production of a disk-form workpiece based on a dielectric substrate as well as vacuum treatment installation for same |
US20050251990A1 (en) * | 2004-05-12 | 2005-11-17 | Applied Materials, Inc. | Plasma uniformity control by gas diffuser hole design |
US20060060138A1 (en) * | 2004-09-20 | 2006-03-23 | Applied Materials, Inc. | Diffuser gravity support |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1621342B2 (en) | 1967-07-11 | 1976-12-23 | Siemens Ag | PROCESS FOR PRODUCING EVAPORATIVE CONTACTS WITH CONTACT HEIGHTS GREATER THAN 10 MICROMETERS, IN PARTICULAR FOR PLANAR COMPONENTS |
JPS5676242A (en) | 1979-11-26 | 1981-06-23 | Tokyo Ohka Kogyo Co Ltd | Treating apparatus using gas plasma reaction |
JPS5832417A (en) | 1981-08-21 | 1983-02-25 | Matsushita Electric Ind Co Ltd | Method and apparatus for plasma etching |
JPS59219464A (en) | 1984-05-07 | 1984-12-10 | Hitachi Ltd | Vapor phase chemical reaction method |
JPS61238981A (en) | 1985-04-16 | 1986-10-24 | Ulvac Corp | Method for making uniform high-frequency etching |
JPS6247132A (en) | 1985-08-27 | 1987-02-28 | Nec Corp | Parallel flat plate type dry etching device |
JPS62277730A (en) | 1986-05-26 | 1987-12-02 | Nec Corp | Production unit for semiconductor |
JPS63164433A (en) | 1986-12-26 | 1988-07-07 | Matsushita Electric Ind Co Ltd | Dry etching system |
JPH01119025A (en) | 1987-10-31 | 1989-05-11 | Sumitomo Metal Ind Ltd | Ion beam etching |
JPH02106925A (en) | 1988-10-17 | 1990-04-19 | Nec Corp | Dry etching apparatus |
US4919749A (en) | 1989-05-26 | 1990-04-24 | Nanostructures, Inc. | Method for making high resolution silicon shadow masks |
JPH06204181A (en) | 1992-12-29 | 1994-07-22 | Ibiden Co Ltd | Electrode plate for plasma etching |
JP3117366B2 (en) | 1994-07-25 | 2000-12-11 | 三菱重工業株式会社 | Plasma processing equipment |
JPH08232086A (en) | 1995-02-24 | 1996-09-10 | Mitsubishi Electric Corp | Ecr etching device |
JPH08274069A (en) | 1995-03-30 | 1996-10-18 | Sumitomo Sitix Corp | Silicon electrode device for plasma etching device |
JPH09102625A (en) | 1995-07-28 | 1997-04-15 | Kyocera Corp | Manufacture of solar cell element |
JP3195535B2 (en) | 1996-04-12 | 2001-08-06 | 株式会社東京カソード研究所 | Electrode for plasma etching and plasma etching apparatus |
JPH09320799A (en) | 1996-05-27 | 1997-12-12 | Hitachi Ltd | Plasma processor and plasma processing method |
JPH10223736A (en) | 1997-02-07 | 1998-08-21 | Toshiba Corp | Table device and plasma processor using the same |
JPH10280172A (en) | 1997-04-01 | 1998-10-20 | Tokyo Electron Ltd | Plasma treating device |
JPH11102880A (en) | 1997-09-25 | 1999-04-13 | Toshiba Corp | Mask for processing of rie |
US6083844A (en) | 1997-12-22 | 2000-07-04 | Lam Research Corporation | Techniques for etching an oxide layer |
DE19819200B4 (en) | 1998-04-29 | 2006-01-05 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Solar cell with contact structures and method for producing the contact structures |
JPH11317396A (en) | 1998-05-07 | 1999-11-16 | Sony Corp | Etching system |
US6214631B1 (en) | 1998-10-30 | 2001-04-10 | The Trustees Of Princeton University | Method for patterning light emitting devices incorporating a movable mask |
JP2000261008A (en) | 1999-03-10 | 2000-09-22 | Mitsubishi Electric Corp | Roughening method of silicon substrate surface for solar battery |
JP2001127142A (en) | 1999-10-27 | 2001-05-11 | Hitachi Kokusai Electric Inc | Semiconductor manufacturing device |
WO2002009198A1 (en) | 2000-07-26 | 2002-01-31 | Unaxis Usa Inc. | Etching apparatus having a confinement and guide object for gas flow of plasma and method for using same |
JP4339990B2 (en) | 2000-08-31 | 2009-10-07 | 京セラ株式会社 | Surface roughening method of silicon substrate |
-
2003
- 2003-08-27 US US10/650,505 patent/US7556741B2/en not_active Expired - Fee Related
- 2003-08-28 DE DE10340750A patent/DE10340750A1/en not_active Ceased
Patent Citations (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3982976A (en) * | 1974-12-09 | 1976-09-28 | Teletype Corporation | Method of evaluating the cleanliness of silicon wafers |
US4243506A (en) * | 1978-08-28 | 1981-01-06 | Hitachi, Ltd. | Plasma-etching apparatus |
US4681780A (en) * | 1983-12-01 | 1987-07-21 | Polaroid Corporation | Continuously cleaned rotary coating mask |
US4523971A (en) * | 1984-06-28 | 1985-06-18 | International Business Machines Corporation | Programmable ion beam patterning system |
US4661203A (en) * | 1985-06-28 | 1987-04-28 | Control Data Corporation | Low defect etching of patterns using plasma-stencil mask |
US4771213A (en) * | 1985-10-30 | 1988-09-13 | Kabushiki Kaisha Toshiba | Shadow mask |
US4842679A (en) * | 1986-03-25 | 1989-06-27 | Sharp Kabushiki Kaisha | Method for the production of semiconductor devices |
US4810322A (en) * | 1986-11-03 | 1989-03-07 | International Business Machines Corporation | Anode plate for a parallel-plate reactive ion etching reactor |
US5015331A (en) * | 1988-08-30 | 1991-05-14 | Matrix Integrated Systems | Method of plasma etching with parallel plate reactor having a grid |
US5171732A (en) * | 1988-12-23 | 1992-12-15 | Troy Investments, Inc. | Method of making a josephson junction |
US5254215A (en) * | 1989-08-11 | 1993-10-19 | Sanyo Electric Co., Ltd. | Dry etching method |
US5177398A (en) * | 1990-05-31 | 1993-01-05 | Commonwealth Scientific Corporation | Grid assembly for ion beam sources and method therefor |
US5332464A (en) * | 1990-10-12 | 1994-07-26 | Seiko Epson Corporation | Semiconductor device manfuacturing apparatus |
US5417798A (en) * | 1991-01-24 | 1995-05-23 | Sumitomo Electric Industries, Ltd. | Etching method |
US5304250A (en) * | 1991-07-11 | 1994-04-19 | Sony Corporation | Plasma system comprising hollow mesh plate electrode |
US5223108A (en) * | 1991-12-30 | 1993-06-29 | Materials Research Corporation | Extended lifetime collimator |
US5968274A (en) * | 1992-08-06 | 1999-10-19 | Canon Kabushiki Kaisha | Continuous forming method for functional deposited films and deposition apparatus |
US5248371A (en) * | 1992-08-13 | 1993-09-28 | General Signal Corporation | Hollow-anode glow discharge apparatus |
US5665167A (en) * | 1993-02-16 | 1997-09-09 | Tokyo Electron Kabushiki Kaisha | Plasma treatment apparatus having a workpiece-side electrode grounding circuit |
US5503881A (en) * | 1993-04-05 | 1996-04-02 | Vlsi Technology, Inc. | Method of processing a semiconductor wafer |
US5693234A (en) * | 1993-11-11 | 1997-12-02 | Siemens Aktiengesellschaft | Method for producing at least one recess in a surface of a substrate apparatus for carrying out the said method and use of the product thus obtained |
US5753014A (en) * | 1993-11-12 | 1998-05-19 | Van Rijn; Cornelis Johannes Maria | Membrane filter and a method of manufacturing the same as well as a membrane |
US5695564A (en) * | 1994-08-19 | 1997-12-09 | Tokyo Electron Limited | Semiconductor processing system |
US5679436A (en) * | 1994-08-23 | 1997-10-21 | Analog Devices, Inc. | Micromechanical structure with textured surface and method for making same |
US6171351B1 (en) * | 1994-09-16 | 2001-01-09 | MTU Motoren-und Turbinen Union M{umlaut over (u)}nchen GmbH | Strip coatings for metal components of drive units and their process of manufacture |
US5770123A (en) * | 1994-09-22 | 1998-06-23 | Ebara Corporation | Method and apparatus for energy beam machining |
US5868952A (en) * | 1995-03-17 | 1999-02-09 | Ebara Corporation | Fabrication method with energy beam |
US5764842A (en) * | 1995-03-23 | 1998-06-09 | Hitachi, Ltd. | Semiconductor guided-wave optical device and method of fabricating thereof |
US5990016A (en) * | 1996-12-24 | 1999-11-23 | Samsung Electronics Co., Ltd. | Dry etching method and apparatus for manufacturing a semiconductor device |
US5968275A (en) * | 1997-06-25 | 1999-10-19 | Lam Research Corporation | Methods and apparatus for passivating a substrate in a plasma reactor |
US6214161B1 (en) * | 1997-08-07 | 2001-04-10 | Robert Bosch Gmbh | Method and apparatus for anisotropic etching of substrates |
US6418941B1 (en) * | 1997-10-07 | 2002-07-16 | Matsushita Electric Industrial Co., Ltd. | Method of and apparatus for plasma cleaning of chip-mounted board |
US20020011215A1 (en) * | 1997-12-12 | 2002-01-31 | Goushu Tei | Plasma treatment apparatus and method of manufacturing optical parts using the same |
US6087274A (en) * | 1998-03-03 | 2000-07-11 | The United States Of America As Represented By The Secretary Of The Navy | Nanoscale X-Y-Z translation of nanochannel glass replica-based masks for making complex structures during patterning |
US6176967B1 (en) * | 1998-09-16 | 2001-01-23 | International Business Machines Corporation | Reactive ion etch chamber wafer masking system |
US6132805A (en) * | 1998-10-20 | 2000-10-17 | Cvc Products, Inc. | Shutter for thin-film processing equipment |
US6316289B1 (en) * | 1998-11-12 | 2001-11-13 | Amerasia International Technology Inc. | Method of forming fine-pitch interconnections employing a standoff mask |
US6261406B1 (en) * | 1999-01-11 | 2001-07-17 | Lsi Logic Corporation | Confinement device for use in dry etching of substrate surface and method of dry etching a wafer surface |
US20010036744A1 (en) * | 1999-01-11 | 2001-11-01 | Taravade Kunal N. | Confinement device for use in dry etching of substrate surface and method of dry etching a wafer surface |
US6413880B1 (en) * | 1999-09-10 | 2002-07-02 | Starmega Corporation | Strongly textured atomic ridge and dot fabrication |
US20010006169A1 (en) * | 1999-12-28 | 2001-07-05 | Hogan Timothy J. | Method for improving ash rate uniformity in photoresist ashing process equipment |
US20020168166A1 (en) * | 2001-05-14 | 2002-11-14 | Nippon Telegraph And Telephone Corporation | Silica-based optical waveguide circuit and fabrication method thereof |
US20050011447A1 (en) * | 2003-07-14 | 2005-01-20 | Tokyo Electron Limited | Method and apparatus for delivering process gas to a process chamber |
US20050241583A1 (en) * | 2004-04-30 | 2005-11-03 | Arthur Buechel | Method for the production of a disk-form workpiece based on a dielectric substrate as well as vacuum treatment installation for same |
US20050251990A1 (en) * | 2004-05-12 | 2005-11-17 | Applied Materials, Inc. | Plasma uniformity control by gas diffuser hole design |
US20060060138A1 (en) * | 2004-09-20 | 2006-03-23 | Applied Materials, Inc. | Diffuser gravity support |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100105209A1 (en) * | 2008-10-23 | 2010-04-29 | Lam Research Corporation | Silicon etch with passivation using plasma enhanced oxidation |
US8173547B2 (en) * | 2008-10-23 | 2012-05-08 | Lam Research Corporation | Silicon etch with passivation using plasma enhanced oxidation |
US8598037B2 (en) | 2008-10-23 | 2013-12-03 | Lam Research Corporation | Silicon etch with passivation using plasma enhanced oxidation |
CN105470126A (en) * | 2008-10-23 | 2016-04-06 | 朗姆研究公司 | Silicon etch with passivation using plasma enhanced oxidation |
US20110226726A1 (en) * | 2010-03-16 | 2011-09-22 | Bong-Sub Song | Dry etching apparatus and method for manufacturing touch screen panels using the same |
US9552122B2 (en) | 2010-03-16 | 2017-01-24 | Samsung Display Co., Ltd. | Method for manufacturing touch screen panels using a dry etching apparatus |
WO2022086826A1 (en) * | 2020-10-21 | 2022-04-28 | Applied Materials, Inc. | Cover wafer for semiconductor processing chamber |
US11682544B2 (en) | 2020-10-21 | 2023-06-20 | Applied Materials, Inc. | Cover wafer for semiconductor processing chamber |
Also Published As
Publication number | Publication date |
---|---|
DE10340750A1 (en) | 2004-05-13 |
US7556741B2 (en) | 2009-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2319091B1 (en) | Method for manufacturing a solar cell | |
JP2004235274A (en) | Polycrystalline silicon substrate and method of roughing its surface | |
JP5064767B2 (en) | Method for manufacturing solar cell element | |
KR101630802B1 (en) | Method for manufacturing solar cell, and solar cell manufactured by the same method | |
US7459098B2 (en) | Dry etching apparatus, dry etching method, and plate and tray used therein | |
JP4339990B2 (en) | Surface roughening method of silicon substrate | |
JP2003101051A (en) | Surface-roughening method of substrate for solar battery | |
US7556741B2 (en) | Method for producing a solar cell | |
US7556740B2 (en) | Method for producing a solar cell | |
JP2007142471A (en) | Method for manufacturing solar cell | |
JP3898600B2 (en) | Manufacturing method of solar cell | |
KR100537757B1 (en) | A silicon solar cells by using an hollow cathode plasma system for a p-n junction isolation and it's manufacturing method | |
JP3602323B2 (en) | Solar cell manufacturing method | |
WO2009098109A1 (en) | Method of manufacturing a thin silicon slice | |
JP3898621B2 (en) | Manufacturing method of solar cell | |
JP3898599B2 (en) | Manufacturing method of solar cell | |
JP4413237B2 (en) | Manufacturing method of solar cell | |
JP3898601B2 (en) | Manufacturing method of solar cell | |
JP4247964B2 (en) | Method for forming solar cell element | |
JP4412872B2 (en) | Method of roughening silicon substrate and method of forming solar cell using the same | |
JP2002111027A (en) | Solar battery, and roughening method of solar battery substrate | |
JP4761705B2 (en) | Etching device | |
JP2005072388A (en) | Method for manufacturing solar battery element | |
Lee et al. | Characterization of nanoporous silicon layer to reduce the optical losses of crystalline silicon solar cells | |
JP3898604B2 (en) | Manufacturing method of solar cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KYOCERA CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:INOMATA, YOSUKE;FUKAWA, YUKO;REEL/FRAME:014487/0650 Effective date: 20030822 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210707 |