US20040061198A1 - Integrated circuit module having on-chip surge capacitors - Google Patents
Integrated circuit module having on-chip surge capacitors Download PDFInfo
- Publication number
- US20040061198A1 US20040061198A1 US10/676,657 US67665703A US2004061198A1 US 20040061198 A1 US20040061198 A1 US 20040061198A1 US 67665703 A US67665703 A US 67665703A US 2004061198 A1 US2004061198 A1 US 2004061198A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- capacitors
- capacitor
- semiconductor device
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1446—Point-in-time backing up or restoration of persistent data
- G06F11/1448—Management of the data involved in backup or backup restore
- G06F11/1451—Management of the data involved in backup or backup restore by selection of backup contents
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
- H01L27/0218—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of field effect structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0805—Capacitors only
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
- H05K1/0231—Capacitors or dielectric substances
Definitions
- This invention relates to arrays of semiconductor circuit devices, in which a plurality of integrated circuit chips is mounted to a printed circuit board, or the like, for connection to a main circuit board (mother board).
- the invention is directed to power supply filtering of SIMM (single in-line memory module) arrays and similar arrays.
- This invention further relates to semiconductor devices and, more specifically, to circuit connections on semiconductor devices and to the reduction of voltage transients on the semiconductor devices.
- Integrated semiconductor devices are typically constructed en masse on a wafer of silicon or gallium arsenide. Each device generally takes the form of an integrated circuit (IC) die, which is attached to a lead frame with gold wires. As shown in FIG. 1, the die and lead frame are then encapsulated in a plastic or ceramic package, which is then recognizable as an IC “chip”.
- IC chips come in a variety of forms, such as dynamic random access memory (DRAM) chips, static random access memory (SRAM) chips, read only memory (ROM) chips, gate arrays, and so forth. The chips are interconnected in myriad combinations on printed circuit boards by a number of techniques, such as socketing and soldering.
- Interconnections among chips arrayed on printed circuit boards are typically made by conductive traces formed by photolithography and etching processes.
- Semiconductor circuit devices including DRAMs, SRAMs and gate arrays, are essentially switching devices. As the output drivers within those chips create intermittent current flow on associated conductive traces, the traces behave as inductors, creating voltage surges which have the potential for creating logic errors. Other logic-damaging transient voltages, caused by voltage fluctuations at the power line and the interaction of other circuit components in the system, may also be present.
- Semiconductor devices typically take the form of a semiconductor die.
- the semiconductor die 11 is generally attached to a lead frame 13 within a package, by means of fine gold wires 15 , as shown in FIG. 1. These fine gold wires function as lead frame connection wires.
- the lead frame and die assembly is then encapsulated in the form of the familiar integrated circuit “chip”.
- the packaged chip is then able to be-installed on a circuit board by any number of techniques, such as socketing and soldering.
- decoupling capacitors are commonly used as low-frequency bypass filters.
- the gold connection wires because of their length relative to their diameter, function as inductors. As current through the gold connection wires is alternately switched on and off, voltage spikes occur.
- external capacitors have been installed either within the semiconductor package or on a circuit board onto which the semiconductor packages are installed. In either case, the capacitor is on an opposite side of the lead frame connection wire from the semiconductor die. This establishes the circuit shown in FIG. 2. This equivalent circuit represents an inappropriate arrangement for filtering voltage transients which would affect active circuit 11 .
- SIMM single in-line memory module
- SIMM boards are typically constructed with such capacitors, which are usually located beneath or adjacent memory array circuit chips on the SIMM.
- SIMM (single in-line memory module) boards are circuit arrays which consist of byte multiples of memory chips arranged on a printed circuit board or comparable mounting arrangement.
- the SIMM board is connected to a circuit control board by an edge connector.
- the SIMM is a highly space-efficient memory board having no onboard address circuitry and which is designed to plug directly into the address, data and power-supply buses of a computer so that the randomly addressable memory cells of the SIMM can be addressed directly by the computer's CPU rather than by a bank-switching technique commonly used in larger memory expansion boards.
- Memory cells on the SIMM are perceived by the computer's CPU as being no different than memory cells found on the computer's mother board. Since SIMMs are typically populated with byte multiples of DRAMs, for any eight bit byte or sixteen bit byte or word of information stored within a SIMM, each of the component bits will be found on a separate chip and will be individually addressable by column and row.
- One edge of a SIMM module is a card-edge connector which plugs into a socket on the computer which is directly connected to the computer buses required for powering and addressing the memory on the SIMM.
- the control board may be any of a number of circuits which address memory arrays. Examples include computer mother boards, daughter boards which plug into a mother board, wherein the daughter board functions as a mother board for the SIMM module, peripheral devices with a capability of using add-on memory, and special purpose equipment which uses memory. It is also possible to use small modules of arrays of similar circuits for purposes other than memory applications.
- the capacitor on the SIMM mounted external to the memory chips, establishes an inappropriate arrangement for filtering voltage transients. Therefore, it is desirable to provide capacitance on the other side of the inductor, i.e., the side of the inductor that the device is connected to.
- each of the module's decoupling capacitors are connected in parallel between the V CC bus and the ground plane bus. As long as the dielectric of each of the eight capacitors is intact, the module is functional. However, a short in any one of the eight capacitors will result in the V CC bus becoming shorted to the ground-plane bus, whereupon the module will begin to draw an inordinate amount of current which will invariably result in its destruction.
- Decoupling capacitors of the surface-mount type are particularly susceptible to shorting, since they have no leads to thermally isolate them as they are soldered to a circuit board with infrared energy at temperatures of up to 400° C. (700° F.). Even if a surface-mount capacitor survives the mechanical shock generated by the soldering process, it is still vulnerable to other types of mechanical stress. For example, by simply bending a SIMM having surface-mounted capacitors, the capacitors may be compromised. And, even if a SIMM passes testing (an indication that the decoupling capacitors are at least not shorted), it may have a relatively high failure rate when placed in use. SIMMs of the type shown in FIG. 9 have an unacceptable average failure rate traceable to shorted decoupling capacitors during the first 90 days of use of roughly 3-10 per 100,000.
- SIMMs Single in-line packages
- pins which are either socketed or soldered for connection to a bus.
- the problems associated with the decoupling capacitor system of SIMMs also apply to SIPs.
- Most semiconductors including all DRAMS, include capacitors.
- a 4 megabit DRAM includes over 4 million capacitors.
- these capacitors are accessed by connections through access transistors and sense amplifiers connected through a peripheral circuit.
- the present invention concerns adding filter capacitance to such devices in order to provide protection from voltage transients which may not be afforded by what may be millions of other capacitors on the semiconductor device.
- Semiconductor circuit devices are designed with an architecture which places their functional circuitry within a confined area, usually rectangularly shaped. At the perimeter (either outside or inside) of the rectangularly shaped area is a series of contact pads and a substantial amount of chip area which is occupied by conductor buses, but is unoccupied by active circuit devices. Unlike many of the circuit elements on a semiconductor circuit device, filter capacitors need not be built to precise specifications. It is, therefore, possible to utilize perimeter areas and portions of semiconductor chip areas which form major border areas between active portions of the semiconductor circuit device.
- the die area which is not particularly suitable for active circuitry. This includes chip area occupied by bus lines, which are normally metallization which overlays most or all of the patterned layers which make up the active circuitry on the die.
- capacitance filtering is provided for a circuit having an array of similar semiconductor circuit devices, such as a SIMM array of semiconductor circuit devices.
- the semiconductor circuit devices are formed with capacitors located primarily in border areas, including perimeter border areas and intermediate border areas.
- FIG. 1 shows a top view of a semiconductor device attached by pads to the lead frame
- FIG. 2 shows an equivalent circuit of a semiconductor device connected to a lead wire and an off-chip capacitor
- FIG. 3 shows an equivalent circuit of a semiconductor circuit device connected through a lead frame connection wire and having an on-chip decoupling capacitor
- FIG. 4 shows a top view of a semiconductor device which incorporates a decoupling capacitor
- FIG. 5 shows a top view of a semiconductor device, in which a decoupling capacitor is placed along an intermediate boundary area of the chip architecture
- FIGS. 6 and 7 show connection arrangements for N-channel and P-channel capacitors, respectively;
- FIG. 8 shows a cross-sectional view of an arrangement in which two capacitors are connected in series in order to increase breakdown voltage
- FIG. 9 shows a SIMM module constructed in accordance with the present invention.
- FIG. 10 shows a parallel arrangement of capacitors on a memory array
- FIG. 11 shows the use of a SIP board
- FIG. 12 shows a schematic block diagram representation of a semiconductor circuit device having an on-chip regulator.
- a semiconductor device includes a die 11 which is connected to a lead frame 13 by a plurality of lead wires 15 .
- the lead wires 15 are attached to the die 11 at pads or contact points 17 .
- the lead wires 15 function as inductors 15 ′ and 15 ′′, as schematically shown in FIGS. 2 and 3. While an external capacitor 21 is often provided, an appropriate filter capacitance would be located on the die side of the lead wire 15 ′′, as schematically shown in FIG. 3, at 23 .
- FIG. 4 shows details of one end of the die 11 constructed with the present invention.
- a pair of capacitors is defined by an active area of the substrate 30 and a polysilicon (poly) layer which is formed into strips 25 , 26 .
- the active area of the substrate 30 is in electrical communication with a first bus line V SS .
- the poly strips 25 , 26 are in electrical communication with a second bus line V CC .
- Oxide is used to separate the strips 25 , 26 from the active area of the substrate 30 .
- the capacitors defined by the strips 25 , 26 are on a location of the die 11 which underlies VX and V CC , as well as other buses 31 .
- the buses 31 (including VX and V CC ) are typically metallization layers, and real estate occupied by the buses 31 cannot be used for most types of active circuitry. This is because active circuitry requires utilization of layers as outputs, which, in this case, is prevented by the buses 31 which are used for routing signals from the left end to the right end of the chip.
- FIG. 5 shows a configuration in which a pair of capacitors is defined by an active substrate area 55 along an intermediate portion of a semiconductor die 57 .
- a plurality of poly strips 25 - 26 superimposed over the active poly area, defines a plurality of capacitors.
- Circuit buses 71 are superimposed over the capacitors formed by the poly strips so that the capacitors do not occupy real estate that could be used for most active circuit devices.
- the invention has been described in terms of connection to circuit buses which have external connections. It is possible that an additional circuit may be placed between the bus and an external connection. A likely example of such an additional circuit would be a voltage-regulating circuit. It is possible to connect the capacitor to a bus which extends between such an additional circuit and a main portion of the integrated circuit device.
- the present embodiment contemplates the use of N-channel capacitors, with V SS connected to the active area of the substrate 30 ′ and V CC connected to poly 75 . This is shown in FIG. 6. It is possible to construct P-channel capacitors with V CC connected to the active area of the substrate 30 ′′ and V SS connected to poly 85 . This is shown in FIG. 7. Each of these is an enhancement mode capacitor, which has a preferential voltage polarity. It is also possible to form these capacitors as depletion mode capacitors.
- Enhancement mode capacitors require adjustment for their preferential voltage polarity. This can be accomplished through interconnects or similar means.
- Depletion mode capacitors have less preferential voltage polarity. If the capacitors are not polarization sensitive, then the capacitors can have a common poly plate 91 or a common active area 95 , as schematically shown in FIG. 8.
- FIG. 9 shows a SIMM (single in-line memory module) board 101 , which consists of a printed circuit board 103 , on which is mounted a plurality of semiconductor memory devices such as DRAMs 105 .
- the printed circuit board 103 includes an edge connector 107 , which extends from the printed circuit board 103 in order to permit the SIMM board 101 to be plugged into a computer bus (not shown) on a computer.
- the computer bus has a capability of addressing the DRAMs 105 on the board in predetermined sequence, as defined by the SIMM protocol. Typically, an entire row of DRAMs 105 is simultaneously addressed to obtain a byte of information. Other addressing schemes are, of course, possible.
- FIGS. 10 and 11 show the use of capacitors on DRAMS 105 .
- a SIP (single in-line package) board 111 as shown in FIG. 11, and similar boards which use a connector to connect an array of similar components with parallel address circuitry through a connector may also be used with the invention.
- the SIMM board 101 does not have to be constructed with discrete capacitors mounted to the board. As mentioned, having a capacitor on the die serves to filter the effects of lead wire inductance. Further, since the SIMM board includes byte multiples of DRAMs, the capacitors on board each chip are connected in parallel. While this does not increase the capacitance on the die side of the lead wires, the total capacitance is thereby increased, with the added benefit that some capacitance is on the die side of the lead wire of each chip.
- termination capacitors 108 may be used to compensate for the shift impedence load of the DRAMs caused by the multiple rows of DRAMs 105 .
- the termination capacitors may be discrete elements, even if load capacitors are incorporated onto the DRAMs 105 .
- a regulator 98 is on-chip with capacitor 23 and die 11 .
Abstract
A semiconductor device system for coupling with external circuitry. The system includes a control signal on a carrier substrate. A semiconductor device is attached to the carrier substrate with an impedance matching device coupled to the control signal.
Description
- This application is a continuation of application Ser. No. 09/776,387, filed Feb. 2, 2001, pending, which is a continuation of U.S. patent application Ser. No. 08/965,741, filed Nov. 7, 1997, now U.S. Pat. No. 6,184,568, issued Feb. 6, 2001, which is a continuation of U.S. patent application Ser. No. 08/671,248, filed Jun. 27, 1996, now U.S. Pat. No. 5,687,109, which is a continuation of U.S. patent application Ser. No. 08/178,716, filed Jan. 10, 1994, now abandoned, which is a continuation of U.S. patent application Ser. No. 08/034,001, filed Mar. 19, 1993, which is now U.S. Pat. No. 5,307,309, which is a continuation of U.S. patent application Ser. No. 07/774,121, filed Oct. 8, 1991, abandoned, which is a continuation of U.S. patent application Ser. No. 07/291,294, filed Dec. 27, 1988, now abandoned, which is a continuation-in-part of U.S. patent application Ser. No. 07/200,673, filed May 31, 1988, now abandoned.
- 1. Field of the Invention
- This invention relates to arrays of semiconductor circuit devices, in which a plurality of integrated circuit chips is mounted to a printed circuit board, or the like, for connection to a main circuit board (mother board). The invention is directed to power supply filtering of SIMM (single in-line memory module) arrays and similar arrays.
- This invention further relates to semiconductor devices and, more specifically, to circuit connections on semiconductor devices and to the reduction of voltage transients on the semiconductor devices.
- 2. State of the Art
- Integrated semiconductor devices are typically constructed en masse on a wafer of silicon or gallium arsenide. Each device generally takes the form of an integrated circuit (IC) die, which is attached to a lead frame with gold wires. As shown in FIG. 1, the die and lead frame are then encapsulated in a plastic or ceramic package, which is then recognizable as an IC “chip”. IC chips come in a variety of forms, such as dynamic random access memory (DRAM) chips, static random access memory (SRAM) chips, read only memory (ROM) chips, gate arrays, and so forth. The chips are interconnected in myriad combinations on printed circuit boards by a number of techniques, such as socketing and soldering.
- Interconnections among chips arrayed on printed circuit boards are typically made by conductive traces formed by photolithography and etching processes. Semiconductor circuit devices, including DRAMs, SRAMs and gate arrays, are essentially switching devices. As the output drivers within those chips create intermittent current flow on associated conductive traces, the traces behave as inductors, creating voltage surges which have the potential for creating logic errors. Other logic-damaging transient voltages, caused by voltage fluctuations at the power line and the interaction of other circuit components in the system, may also be present.
- Semiconductor devices typically take the form of a semiconductor die. The
semiconductor die 11 is generally attached to alead frame 13 within a package, by means offine gold wires 15, as shown in FIG. 1. These fine gold wires function as lead frame connection wires. The lead frame and die assembly is then encapsulated in the form of the familiar integrated circuit “chip”. The packaged chip is then able to be-installed on a circuit board by any number of techniques, such as socketing and soldering. - In order to render innocuous the transient voltages which regularly appear in logic circuits, decoupling capacitors are commonly used as low-frequency bypass filters.
- The gold connection wires, because of their length relative to their diameter, function as inductors. As current through the gold connection wires is alternately switched on and off, voltage spikes occur. In order to reduce the effects of voltage transients, external capacitors have been installed either within the semiconductor package or on a circuit board onto which the semiconductor packages are installed. In either case, the capacitor is on an opposite side of the lead frame connection wire from the semiconductor die. This establishes the circuit shown in FIG. 2. This equivalent circuit represents an inappropriate arrangement for filtering voltage transients which would affect
active circuit 11. - One circuit-board-mounted semiconductor chip array that is of particular interest is the SIMM (single in-line memory module). SIMM boards are typically constructed with such capacitors, which are usually located beneath or adjacent memory array circuit chips on the SIMM.
- SIMM (single in-line memory module) boards are circuit arrays which consist of byte multiples of memory chips arranged on a printed circuit board or comparable mounting arrangement. The SIMM board is connected to a circuit control board by an edge connector.
- The SIMM is a highly space-efficient memory board having no onboard address circuitry and which is designed to plug directly into the address, data and power-supply buses of a computer so that the randomly addressable memory cells of the SIMM can be addressed directly by the computer's CPU rather than by a bank-switching technique commonly used in larger memory expansion boards. Memory cells on the SIMM are perceived by the computer's CPU as being no different than memory cells found on the computer's mother board. Since SIMMs are typically populated with byte multiples of DRAMs, for any eight bit byte or sixteen bit byte or word of information stored within a SIMM, each of the component bits will be found on a separate chip and will be individually addressable by column and row. One edge of a SIMM module is a card-edge connector which plugs into a socket on the computer which is directly connected to the computer buses required for powering and addressing the memory on the SIMM.
- The control board may be any of a number of circuits which address memory arrays. Examples include computer mother boards, daughter boards which plug into a mother board, wherein the daughter board functions as a mother board for the SIMM module, peripheral devices with a capability of using add-on memory, and special purpose equipment which uses memory. It is also possible to use small modules of arrays of similar circuits for purposes other than memory applications.
- The capacitor on the SIMM, mounted external to the memory chips, establishes an inappropriate arrangement for filtering voltage transients. Therefore, it is desirable to provide capacitance on the other side of the inductor, i.e., the side of the inductor that the device is connected to.
- Present SIMM boards are provided with surface-mounted decoupling capacitors, which cannot be seen in plan view. In the usual case, one decoupling capacitor is mounted beneath each DRAM chip, between bus voltage (VCC) input and the connection to ground. The VCC bus and the ground-plane bus on the circuit board are not visible in a plan view since those particular bus traces are located between two of the board's six layers.
- In most cases, each of the module's decoupling capacitors are connected in parallel between the VCC bus and the ground plane bus. As long as the dielectric of each of the eight capacitors is intact, the module is functional. However, a short in any one of the eight capacitors will result in the VCC bus becoming shorted to the ground-plane bus, whereupon the module will begin to draw an inordinate amount of current which will invariably result in its destruction.
- Decoupling capacitors of the surface-mount type are particularly susceptible to shorting, since they have no leads to thermally isolate them as they are soldered to a circuit board with infrared energy at temperatures of up to 400° C. (700° F.). Even if a surface-mount capacitor survives the mechanical shock generated by the soldering process, it is still vulnerable to other types of mechanical stress. For example, by simply bending a SIMM having surface-mounted capacitors, the capacitors may be compromised. And, even if a SIMM passes testing (an indication that the decoupling capacitors are at least not shorted), it may have a relatively high failure rate when placed in use. SIMMs of the type shown in FIG. 9 have an unacceptable average failure rate traceable to shorted decoupling capacitors during the first 90 days of use of roughly 3-10 per 100,000.
- Single in-line packages (SIPs) are similar in design to SIMMs, except that instead of having a card edge-type connector, SIPs have pins which are either socketed or soldered for connection to a bus. The problems associated with the decoupling capacitor system of SIMMs also apply to SIPs.
- Most semiconductors, including all DRAMS, include capacitors. For example, a 4 megabit DRAM includes over 4 million capacitors. For the purpose of storing individual bits of information, these capacitors are accessed by connections through access transistors and sense amplifiers connected through a peripheral circuit. The present invention concerns adding filter capacitance to such devices in order to provide protection from voltage transients which may not be afforded by what may be millions of other capacitors on the semiconductor device.
- Semiconductor circuit devices are designed with an architecture which places their functional circuitry within a confined area, usually rectangularly shaped. At the perimeter (either outside or inside) of the rectangularly shaped area is a series of contact pads and a substantial amount of chip area which is occupied by conductor buses, but is unoccupied by active circuit devices. Unlike many of the circuit elements on a semiconductor circuit device, filter capacitors need not be built to precise specifications. It is, therefore, possible to utilize perimeter areas and portions of semiconductor chip areas which form major border areas between active portions of the semiconductor circuit device.
- There is a significant advantage in providing that any added circuit elements be on the same side of a chip wafer as other circuit elements, because of manufacturing techniques and tolerances. Conventionally, semiconductor circuit devices are arrayed on one side of a die wafer. It would, therefore, be advantageous to design a filtering element which would not significantly expand the die area (chip area) required for each die.
- There is a certain portion of the die area which is not particularly suitable for active circuitry. This includes chip area occupied by bus lines, which are normally metallization which overlays most or all of the patterned layers which make up the active circuitry on the die.
- In accordance with the present invention, capacitance filtering is provided for a circuit having an array of similar semiconductor circuit devices, such as a SIMM array of semiconductor circuit devices. The semiconductor circuit devices are formed with capacitors located primarily in border areas, including perimeter border areas and intermediate border areas.
- FIG. 1 shows a top view of a semiconductor device attached by pads to the lead frame;
- FIG. 2 shows an equivalent circuit of a semiconductor device connected to a lead wire and an off-chip capacitor;
- FIG. 3 shows an equivalent circuit of a semiconductor circuit device connected through a lead frame connection wire and having an on-chip decoupling capacitor;
- FIG. 4 shows a top view of a semiconductor device which incorporates a decoupling capacitor;
- FIG. 5 shows a top view of a semiconductor device, in which a decoupling capacitor is placed along an intermediate boundary area of the chip architecture;
- FIGS. 6 and 7 show connection arrangements for N-channel and P-channel capacitors, respectively;
- FIG. 8 shows a cross-sectional view of an arrangement in which two capacitors are connected in series in order to increase breakdown voltage;
- FIG. 9 shows a SIMM module constructed in accordance with the present invention;
- FIG. 10 shows a parallel arrangement of capacitors on a memory array;
- FIG. 11 shows the use of a SIP board; and
- FIG. 12 shows a schematic block diagram representation of a semiconductor circuit device having an on-chip regulator.
- Referring to FIG. 1, a semiconductor device includes a die11 which is connected to a
lead frame 13 by a plurality oflead wires 15. Thelead wires 15 are attached to the die 11 at pads or contact points 17. - The
lead wires 15 function asinductors 15′ and 15″, as schematically shown in FIGS. 2 and 3. While anexternal capacitor 21 is often provided, an appropriate filter capacitance would be located on the die side of thelead wire 15″, as schematically shown in FIG. 3, at 23. - FIG. 4 shows details of one end of the die11 constructed with the present invention. A pair of capacitors is defined by an active area of the
substrate 30 and a polysilicon (poly) layer which is formed intostrips substrate 30 is in electrical communication with a first bus line VSS. The poly strips 25, 26 are in electrical communication with a second bus line VCC. Oxide is used to separate thestrips substrate 30. - The capacitors defined by the
strips other buses 31. The buses 31 (including VX and VCC) are typically metallization layers, and real estate occupied by thebuses 31 cannot be used for most types of active circuitry. This is because active circuitry requires utilization of layers as outputs, which, in this case, is prevented by thebuses 31 which are used for routing signals from the left end to the right end of the chip. - FIG. 5 shows a configuration in which a pair of capacitors is defined by an
active substrate area 55 along an intermediate portion of asemiconductor die 57. A plurality of poly strips 25-26, superimposed over the active poly area, defines a plurality of capacitors.Circuit buses 71 are superimposed over the capacitors formed by the poly strips so that the capacitors do not occupy real estate that could be used for most active circuit devices. - The invention has been described in terms of connection to circuit buses which have external connections. It is possible that an additional circuit may be placed between the bus and an external connection. A likely example of such an additional circuit would be a voltage-regulating circuit. It is possible to connect the capacitor to a bus which extends between such an additional circuit and a main portion of the integrated circuit device.
- The present embodiment contemplates the use of N-channel capacitors, with VSS connected to the active area of the
substrate 30′ and VCC connected topoly 75. This is shown in FIG. 6. It is possible to construct P-channel capacitors with VCC connected to the active area of thesubstrate 30″ and VSS connected topoly 85. This is shown in FIG. 7. Each of these is an enhancement mode capacitor, which has a preferential voltage polarity. It is also possible to form these capacitors as depletion mode capacitors. - It may also be the case that two capacitors may be connected in series in order to increase the total breakdown voltage of the combined capacitors. Enhancement mode capacitors require adjustment for their preferential voltage polarity. This can be accomplished through interconnects or similar means. Depletion mode capacitors, on the other hand, have less preferential voltage polarity. If the capacitors are not polarization sensitive, then the capacitors can have a
common poly plate 91 or a commonactive area 95, as schematically shown in FIG. 8. - FIG. 9 shows a SIMM (single in-line memory module)
board 101, which consists of a printedcircuit board 103, on which is mounted a plurality of semiconductor memory devices such asDRAMs 105. The printedcircuit board 103 includes anedge connector 107, which extends from the printedcircuit board 103 in order to permit theSIMM board 101 to be plugged into a computer bus (not shown) on a computer. The computer bus has a capability of addressing theDRAMs 105 on the board in predetermined sequence, as defined by the SIMM protocol. Typically, an entire row ofDRAMs 105 is simultaneously addressed to obtain a byte of information. Other addressing schemes are, of course, possible. - FIGS. 10 and 11 show the use of capacitors on
DRAMS 105. A SIP (single in-line package)board 111, as shown in FIG. 11, and similar boards which use a connector to connect an array of similar components with parallel address circuitry through a connector may also be used with the invention. - By providing a capacitor as a part of the
individual DRAMs 105, theSIMM board 101 does not have to be constructed with discrete capacitors mounted to the board. As mentioned, having a capacitor on the die serves to filter the effects of lead wire inductance. Further, since the SIMM board includes byte multiples of DRAMs, the capacitors on board each chip are connected in parallel. While this does not increase the capacitance on the die side of the lead wires, the total capacitance is thereby increased, with the added benefit that some capacitance is on the die side of the lead wire of each chip. - The elimination of discrete capacitors further eliminates a failure mode. It has been found that as many as one in 10,000 discrete capacitors has failed subsequent to bum-in. This has resulted in an added field failure rate of close to one in 1000 for an 8 or 9 device part. Eliminating the discrete capacitors is believed to significantly reduce this failure rate.
- There is a possibility that the impedance of the multiple rows of the
DRAMs 105 results in a mismatch (of impedance) of multiplexed address, RAS, and CAS signal lines 106 if the signals are intended for use with a single row of DRAMs. In order to cause the impedance to match that of inputs, termination capacitors 108 may be used to compensate for the shift impedence load of the DRAMs caused by the multiple rows ofDRAMs 105. The termination capacitors may be discrete elements, even if load capacitors are incorporated onto theDRAMs 105. - Referring to FIG. 12, a
regulator 98 is on-chip withcapacitor 23 and die 11. - What has been described is a specific embodiment of the invention. The invention is expected to be able to work with other memory devices, such as SRAMS and VRAMS. It is anticipated that variations can be made on the preferred embodiment and, therefore, the invention should be read as limited only by the claims.
Claims (4)
1. A semiconductor device system configured for electrical connection to external circuitry, the semiconductor device system comprising:
a carrier substrate; and
a semiconductor device secured and operably coupled to the carrier substrate and including:
a semiconductor substrate having active circuit devices thereon; and
an on-chip capacitor including at least a portion thereof being formed in an active area of the semiconductor substrate, the on-chip capacitor being operably coupled between the active circuit devices and the carrier substrate to provide filtering capacitance for the semiconductor device.
2. A semiconductor device for operable connection to a carrier substrate, the semiconductor device comprising:
a semiconductor substrate;
active circuit devices on the semiconductor substrate; and
a capacitor having at least a portion thereof formed in an active area of the semiconductor substrate, the capacitor being operably coupled to the active circuit devices to provide filtering capacitance for the semiconductor device when the semiconductor device is operably connected to the carrier substrate.
3. A semiconductor die assembly configured for connection to external circuitry, the semiconductor die assembly comprising:
a carrier substrate configured for providing power and ground for at least one semiconductor die operably connected thereto; and
at least one semiconductor die operably connected to the carrier substrate and including:
a semiconductor substrate having active circuit elements formed on an active area thereof; and
at least one capacitor on the semiconductor substrate, at least a portion of the at least one capacitor being formed on the active area, the at least one capacitor being operably coupled to the active circuit elements to provide filtering capacitance for the at least one semiconductor die.
4. A semiconductor device for connection to a carrier substrate configured to provide power and ground thereto, the semiconductor device comprising:
a semiconductor substrate having active circuit elements formed on an active area thereof;
at least one capacitor on the semiconductor substrate, at least a portion of the at least one capacitor being formed on the active area, the at least one capacitor operably connected to the active circuit elements to provide filtering capacitance therefore when the semiconductor device is operably connected to power and ground of the carrier substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/676,657 US20040061198A1 (en) | 1988-05-31 | 2003-10-01 | Integrated circuit module having on-chip surge capacitors |
Applications Claiming Priority (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US20067388A | 1988-05-31 | 1988-05-31 | |
US29129488A | 1988-12-27 | 1988-12-27 | |
US77412191A | 1991-10-08 | 1991-10-08 | |
US08/034,001 US5307309A (en) | 1988-05-31 | 1993-03-19 | Memory module having on-chip surge capacitors |
US17871694A | 1994-01-10 | 1994-01-10 | |
US08/671,248 US5687109A (en) | 1988-05-31 | 1996-06-27 | Integrated circuit module having on-chip surge capacitors |
US08/965,741 US6184568B1 (en) | 1988-05-31 | 1997-11-07 | Integrated circuit module having on-chip surge capacitors |
US09/776,387 US20010042899A1 (en) | 1988-05-31 | 2001-02-02 | Integrated circuit module having on-chip surge capacitors |
US10/676,657 US20040061198A1 (en) | 1988-05-31 | 2003-10-01 | Integrated circuit module having on-chip surge capacitors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/776,387 Continuation US20010042899A1 (en) | 1988-05-31 | 2001-02-02 | Integrated circuit module having on-chip surge capacitors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040061198A1 true US20040061198A1 (en) | 2004-04-01 |
Family
ID=27534485
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/671,248 Expired - Lifetime US5687109A (en) | 1988-05-31 | 1996-06-27 | Integrated circuit module having on-chip surge capacitors |
US08/965,741 Expired - Lifetime US6184568B1 (en) | 1988-05-31 | 1997-11-07 | Integrated circuit module having on-chip surge capacitors |
US09/776,387 Abandoned US20010042899A1 (en) | 1988-05-31 | 2001-02-02 | Integrated circuit module having on-chip surge capacitors |
US10/454,409 Abandoned US20030205779A1 (en) | 1988-05-31 | 2003-06-04 | Semiconductor device system with impedance matching of control signals |
US10/676,657 Abandoned US20040061198A1 (en) | 1988-05-31 | 2003-10-01 | Integrated circuit module having on-chip surge capacitors |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/671,248 Expired - Lifetime US5687109A (en) | 1988-05-31 | 1996-06-27 | Integrated circuit module having on-chip surge capacitors |
US08/965,741 Expired - Lifetime US6184568B1 (en) | 1988-05-31 | 1997-11-07 | Integrated circuit module having on-chip surge capacitors |
US09/776,387 Abandoned US20010042899A1 (en) | 1988-05-31 | 2001-02-02 | Integrated circuit module having on-chip surge capacitors |
US10/454,409 Abandoned US20030205779A1 (en) | 1988-05-31 | 2003-06-04 | Semiconductor device system with impedance matching of control signals |
Country Status (1)
Country | Link |
---|---|
US (5) | US5687109A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060273425A1 (en) * | 2005-06-06 | 2006-12-07 | Khan Qadeer A | High density capacitor structure |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5687109A (en) * | 1988-05-31 | 1997-11-11 | Micron Technology, Inc. | Integrated circuit module having on-chip surge capacitors |
JPH1075159A (en) * | 1996-08-30 | 1998-03-17 | Icom Inc | Digital filter system |
US5867419A (en) * | 1997-01-27 | 1999-02-02 | Silicon Graphics, Inc. | Processor-inclusive memory module |
JP3178399B2 (en) * | 1997-12-04 | 2001-06-18 | 日本電気株式会社 | Semiconductor integrated circuit, device arrangement method thereof, and method of manufacturing the same |
US5956233A (en) * | 1997-12-19 | 1999-09-21 | Texas Instruments Incorporated | High density single inline memory module |
FR2774492A1 (en) * | 1998-02-04 | 1999-07-30 | Schlumberger Ind Sa | DEVICE WITH INTEGRATED CIRCUIT SECURED BY MITIGATION OF ELECTRIC SIGNATURES |
EP1034509B1 (en) * | 1998-07-07 | 2007-11-28 | Nxp B.V. | Data carrier provided with data processing means and current peak pattern suppression means |
US5982654A (en) * | 1998-07-20 | 1999-11-09 | Micron Technology, Inc. | System for connecting semiconductor devices |
US6320755B1 (en) * | 1999-08-06 | 2001-11-20 | Intel Corporation | Retention mechanism for tall PCB components |
KR100381892B1 (en) * | 1999-11-24 | 2003-04-26 | 삼성전자주식회사 | Dual-lead Type Square Semiconductor Package And Dual In-line Memory Module Using The Same |
US20030058022A1 (en) * | 1999-12-14 | 2003-03-27 | Rajendran Nair | Device and method for controlling voltage variation |
US6429469B1 (en) | 2000-11-02 | 2002-08-06 | International Business Machines Corporation | Optical Proximity Correction Structures Having Decoupling Capacitors |
GB2377654A (en) * | 2001-07-20 | 2003-01-22 | Alex Chang | Artificial eye for dolls |
US6806568B2 (en) | 2001-07-20 | 2004-10-19 | The Board Of Trustees Of The University Of Arkansas | Decoupling capacitor for integrated circuit package and electrical components using the decoupling capacitor and associated methods |
TW558808B (en) * | 2002-05-22 | 2003-10-21 | Via Tech Inc | Chip packaging structure and substrate therein |
US6891248B2 (en) * | 2002-08-23 | 2005-05-10 | Micron Technology, Inc. | Semiconductor component with on board capacitor |
DE10255475A1 (en) * | 2002-11-28 | 2004-06-09 | Philips Intellectual Property & Standards Gmbh | Decoupling module for decoupling high-frequency signals from a voltage supply line with an inductance |
US8779849B2 (en) | 2012-01-27 | 2014-07-15 | Micron Technology, Inc. | Apparatuses and methods for providing capacitance in a multi-chip module |
US9213386B2 (en) | 2012-10-22 | 2015-12-15 | Micron Technology, Inc. | Apparatuses and methods and for providing power responsive to a power loss |
US9830424B2 (en) | 2013-09-18 | 2017-11-28 | Hill-Rom Services, Inc. | Bed/room/patient association systems and methods |
US11911325B2 (en) | 2019-02-26 | 2024-02-27 | Hill-Rom Services, Inc. | Bed interface for manual location |
Citations (79)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3460010A (en) * | 1968-05-15 | 1969-08-05 | Ibm | Thin film decoupling capacitor incorporated in an integrated circuit chip,and process for making same |
US3538397A (en) * | 1967-05-09 | 1970-11-03 | Motorola Inc | Distributed semiconductor power supplies and decoupling capacitor therefor |
US3566203A (en) * | 1968-10-24 | 1971-02-23 | Union Carbide Corp | Chip capacitor |
US3699722A (en) * | 1970-11-23 | 1972-10-24 | Radiation Inc | Precision polishing of semiconductor crystal wafers |
US3769105A (en) * | 1970-01-26 | 1973-10-30 | Ibm | Process for making an integrated circuit with a damping resistor in combination with a buried decoupling capacitor |
US3772097A (en) * | 1967-05-09 | 1973-11-13 | Motorola Inc | Epitaxial method for the fabrication of a distributed semiconductor power supply containing a decoupling capacitor |
US3893146A (en) * | 1973-12-26 | 1975-07-01 | Teletype Corp | Semiconductor capacitor structure and memory cell, and method of making |
US4061999A (en) * | 1975-12-29 | 1977-12-06 | Mostek Corporation | Dynamic random access memory system |
US4164751A (en) * | 1976-11-10 | 1979-08-14 | Texas Instruments Incorporated | High capacity dynamic ram cell |
US4266282A (en) * | 1979-03-12 | 1981-05-05 | International Business Machines Corporation | Vertical semiconductor integrated circuit chip packaging |
US4271461A (en) * | 1978-05-16 | 1981-06-02 | Siemens Aktiengesellschaft | Clock-controlled DC converter |
US4317686A (en) * | 1979-07-04 | 1982-03-02 | National Research Development Corporation | Method of manufacturing field-effect transistors by forming double insulative buried layers by ion-implantation |
US4346459A (en) * | 1980-06-30 | 1982-08-24 | Inmos Corporation | Redundancy scheme for an MOS memory |
US4349862A (en) * | 1980-08-11 | 1982-09-14 | International Business Machines Corporation | Capacitive chip carrier and multilayer ceramic capacitors |
US4389715A (en) * | 1980-10-06 | 1983-06-21 | Inmos Corporation | Redundancy scheme for a dynamic RAM |
US4419812A (en) * | 1982-08-23 | 1983-12-13 | Ncr Corporation | Method of fabricating an integrated circuit voltage multiplier containing a parallel plate capacitor |
US4423431A (en) * | 1979-12-24 | 1983-12-27 | Fujitsu Limited | Semiconductor integrated circuit device providing a protection circuit |
US4427989A (en) * | 1981-08-14 | 1984-01-24 | International Business Machines Corporation | High density memory cell |
US4458336A (en) * | 1980-10-22 | 1984-07-03 | Fujitsu Limited | Semiconductor memory circuit |
US4477736A (en) * | 1980-11-07 | 1984-10-16 | Hitachi, Ltd. | Semiconductor integrated circuit device including means for reducing the amount of potential variation on a reference voltage line |
US4493056A (en) * | 1982-06-30 | 1985-01-08 | International Business Machines Corporation | RAM Utilizing offset contact regions for increased storage capacitance |
US4494221A (en) * | 1982-03-03 | 1985-01-15 | Inmos Corporation | Bit line precharging and equilibrating circuit |
US4513254A (en) * | 1983-05-16 | 1985-04-23 | International Business Machines Corporation | Integrated circuit filter with adjustable characteristics |
US4533846A (en) * | 1979-01-24 | 1985-08-06 | Xicor, Inc. | Integrated circuit high voltage clamping systems |
US4566081A (en) * | 1982-01-29 | 1986-01-21 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor device with spare memory cells |
US4567542A (en) * | 1984-04-23 | 1986-01-28 | Nec Corporation | Multilayer ceramic substrate with interlayered capacitor |
US4577214A (en) * | 1981-05-06 | 1986-03-18 | At&T Bell Laboratories | Low-inductance power/ground distribution in a package for a semiconductor chip |
US4587639A (en) * | 1983-03-28 | 1986-05-06 | Fujitsu Limited | Static semiconductor memory device incorporating redundancy memory cells |
US4604639A (en) * | 1980-01-14 | 1986-08-05 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor memory device |
US4605980A (en) * | 1984-03-02 | 1986-08-12 | Zilog, Inc. | Integrated circuit high voltage protection |
US4616655A (en) * | 1984-01-20 | 1986-10-14 | Cordis Corporation | Implantable pulse generator having a single printed circuit board and a chip carrier |
US4626881A (en) * | 1983-10-17 | 1986-12-02 | Sanyo Electric Co., Ltd. | Capacitor produced of a layer combination of metal, insulator and semiconductor |
US4628214A (en) * | 1985-05-22 | 1986-12-09 | Sgs Semiconductor Corporation | Back bias generator |
US4631421A (en) * | 1984-08-14 | 1986-12-23 | Texas Instruments | CMOS substrate bias generator |
US4634894A (en) * | 1985-03-04 | 1987-01-06 | Advanced Micro Devices, Inc. | Low power CMOS reference generator with low impedance driver |
US4641425A (en) * | 1983-12-08 | 1987-02-10 | Interconnexions Ceramiques Sa | Method of making alumina interconnection substrate for an electronic component |
US4654690A (en) * | 1984-04-05 | 1987-03-31 | Mitsubishi Denki Kabushiki Kaisha | Capacitive elements with reduced stray capacitance |
US4654689A (en) * | 1984-03-14 | 1987-03-31 | Nec Corporation | Structure of power supply wirings in semiconductor integrated circuit |
US4656605A (en) * | 1983-09-02 | 1987-04-07 | Wang Laboratories, Inc. | Single in-line memory module |
US4658379A (en) * | 1983-12-15 | 1987-04-14 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with a laser programmable redundancy circuit |
US4691304A (en) * | 1984-05-30 | 1987-09-01 | Hitachi, Ltd. | Semiconductor device having an arrangement for preventing operational errors |
US4695870A (en) * | 1986-03-27 | 1987-09-22 | Hughes Aircraft Company | Inverted chip carrier |
US4695678A (en) * | 1983-10-08 | 1987-09-22 | Ricoh Company, Ltd. | Electronic device carrier |
US4704625A (en) * | 1982-08-05 | 1987-11-03 | Motorola, Inc. | Capacitor with reduced voltage variability |
US4716549A (en) * | 1985-10-08 | 1987-12-29 | Fujitsu Limited | Semiconductor memory device having a circuit for compensating for discriminating voltage of memory cells |
US4720737A (en) * | 1983-06-30 | 1988-01-19 | Fujitsu Limited | Semiconductor device having a protection circuit with lateral bipolar transistor |
US4720467A (en) * | 1986-09-29 | 1988-01-19 | International Business Machines Corporation | Method of forming a capacitor-transistor integrated circuit |
US4730276A (en) * | 1985-06-12 | 1988-03-08 | Stc Plc | Semiconductor memories |
US4737830A (en) * | 1986-01-08 | 1988-04-12 | Advanced Micro Devices, Inc. | Integrated circuit structure having compensating means for self-inductance effects |
US4777518A (en) * | 1982-01-11 | 1988-10-11 | Nissan Motor Company, Limited | Semiconductor device including gate protection circuit with capacitor under input pad |
US4780851A (en) * | 1984-12-24 | 1988-10-25 | Nec Corporation | Semiconductor memory device having improved redundant structure |
US4780846A (en) * | 1984-07-02 | 1988-10-25 | Fujitsu Limited | Master slice type semiconductor circuit device |
US4780852A (en) * | 1985-06-26 | 1988-10-25 | Hitachi, Ltd. | Semiconductor memory |
US4780850A (en) * | 1986-10-31 | 1988-10-25 | Mitsubishi Denki Kabushiki Kaisha | CMOS dynamic random access memory |
US4829480A (en) * | 1986-08-22 | 1989-05-09 | Samsung Electronics Co., Ltd. | Column redundancy circuit for CMOS dynamic random access memory |
US4835416A (en) * | 1987-08-31 | 1989-05-30 | National Semiconductor Corporation | VDD load dump protection circuit |
US4903113A (en) * | 1988-01-15 | 1990-02-20 | International Business Machines Corporation | Enhanced tab package |
US4930112A (en) * | 1985-11-22 | 1990-05-29 | Hitachi, Ltd. | Semiconductor device having a voltage limiter |
US4937649A (en) * | 1986-09-12 | 1990-06-26 | Nec Corporation | Semiconductor integrated circuit having a capacitor for stabilizing a voltage at a power supplying wiring |
US4943960A (en) * | 1988-07-19 | 1990-07-24 | Mitsubishi Denki Kabushiki Kaisha | Self-refreshing of dynamic random access memory device and operating method therefor |
US4945399A (en) * | 1986-09-30 | 1990-07-31 | International Business Machines Corporation | Electronic package with integrated distributed decoupling capacitors |
US4987325A (en) * | 1988-07-13 | 1991-01-22 | Samsung Electronics Co., Ltd. | Mode selecting circuit for semiconductor memory device |
US5012132A (en) * | 1989-10-05 | 1991-04-30 | Xicor, Inc. | Dual mode high voltage coupler |
US5014097A (en) * | 1987-12-24 | 1991-05-07 | Waferscale Integration, Inc. | On-chip high voltage generator and regulator in an integrated circuit |
US5032892A (en) * | 1988-05-31 | 1991-07-16 | Micron Technology, Inc. | Depletion mode chip decoupling capacitor |
US5038325A (en) * | 1990-03-26 | 1991-08-06 | Micron Technology Inc. | High efficiency charge pump circuit |
US5042011A (en) * | 1989-05-22 | 1991-08-20 | Micron Technology, Inc. | Sense amplifier pulldown device with tailored edge input |
US5177908A (en) * | 1990-01-22 | 1993-01-12 | Micron Technology, Inc. | Polishing pad |
US5256996A (en) * | 1987-10-06 | 1993-10-26 | The Board Of Trustees Of The Leland Stanford, Junior University | Integrated coplanar strip nonlinear transmission line |
USRE34425E (en) * | 1990-08-06 | 1993-11-02 | Micron Technology, Inc. | Method and apparatus for mechanical planarization and endpoint detection of a semiconductor wafer |
US5266821A (en) * | 1988-05-31 | 1993-11-30 | Micron Technology, Inc. | Chip decoupling capacitor |
US5307309A (en) * | 1988-05-31 | 1994-04-26 | Micron Technology, Inc. | Memory module having on-chip surge capacitors |
US5315551A (en) * | 1990-02-21 | 1994-05-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with precharging voltage level unchanged by defective memory cell |
US5345110A (en) * | 1993-04-13 | 1994-09-06 | Micron Semiconductor, Inc. | Low-power fuse detect and latch circuit |
US5366931A (en) * | 1991-10-30 | 1994-11-22 | Hyundai Electronics Industries Co., Ltd. | Fabrication method for on-chip decoupling capacitor |
US5466151A (en) * | 1993-04-08 | 1995-11-14 | Damon Family Limited Partnership | Spring-locked orthodontic bracket |
US5631492A (en) * | 1994-01-21 | 1997-05-20 | Motorola | Standard cell having a capacitor and a power supply capacitor for reducing noise and method of formation |
US5687109A (en) * | 1988-05-31 | 1997-11-11 | Micron Technology, Inc. | Integrated circuit module having on-chip surge capacitors |
USRE35825E (en) * | 1991-05-16 | 1998-06-16 | Micron Technology, Inc. | Method for maintaining optimum biasing voltage and standby current levels in a DRAM array having repaired row-to-column shorts |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5615065A (en) * | 1979-07-19 | 1981-02-13 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
JPS5864048A (en) * | 1981-10-13 | 1983-04-16 | Fujitsu Ltd | Semiconductor integrated circuit device |
JPS5877251A (en) * | 1981-11-02 | 1983-05-10 | Nec Corp | Ic package |
JPS6173367A (en) * | 1984-09-19 | 1986-04-15 | Hitachi Ltd | Semiconductor device |
JPH0731908B2 (en) * | 1985-10-09 | 1995-04-10 | 株式会社東芝 | Semiconductor memory device |
US4771195A (en) * | 1986-08-29 | 1988-09-13 | Texas Instruments Incorporated | Integrated circuit to reduce switching noise |
DE3736396A1 (en) * | 1986-10-31 | 1988-05-11 | Toshiba Kawasaki Kk | IMAGE GENERATION DEVICE |
JPH0827662B2 (en) * | 1987-06-12 | 1996-03-21 | 沖電気工業株式会社 | Comparison voltage generation circuit and voltage detection circuit using the same |
US4871979A (en) * | 1987-08-03 | 1989-10-03 | Western Digital Corporation | Variable frequency system having linear combination of charge pump and voltage controlled oscillator |
US4882700A (en) * | 1988-06-08 | 1989-11-21 | Micron Technology, Inc. | Switched memory module |
US5644151A (en) * | 1994-05-27 | 1997-07-01 | Nippon Steel Corporation | Semiconductor memory device and method for fabricating the same |
-
1996
- 1996-06-27 US US08/671,248 patent/US5687109A/en not_active Expired - Lifetime
-
1997
- 1997-11-07 US US08/965,741 patent/US6184568B1/en not_active Expired - Lifetime
-
2001
- 2001-02-02 US US09/776,387 patent/US20010042899A1/en not_active Abandoned
-
2003
- 2003-06-04 US US10/454,409 patent/US20030205779A1/en not_active Abandoned
- 2003-10-01 US US10/676,657 patent/US20040061198A1/en not_active Abandoned
Patent Citations (80)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3538397A (en) * | 1967-05-09 | 1970-11-03 | Motorola Inc | Distributed semiconductor power supplies and decoupling capacitor therefor |
US3772097A (en) * | 1967-05-09 | 1973-11-13 | Motorola Inc | Epitaxial method for the fabrication of a distributed semiconductor power supply containing a decoupling capacitor |
US3460010A (en) * | 1968-05-15 | 1969-08-05 | Ibm | Thin film decoupling capacitor incorporated in an integrated circuit chip,and process for making same |
US3566203A (en) * | 1968-10-24 | 1971-02-23 | Union Carbide Corp | Chip capacitor |
US3769105A (en) * | 1970-01-26 | 1973-10-30 | Ibm | Process for making an integrated circuit with a damping resistor in combination with a buried decoupling capacitor |
US3699722A (en) * | 1970-11-23 | 1972-10-24 | Radiation Inc | Precision polishing of semiconductor crystal wafers |
US3893146A (en) * | 1973-12-26 | 1975-07-01 | Teletype Corp | Semiconductor capacitor structure and memory cell, and method of making |
US4061999A (en) * | 1975-12-29 | 1977-12-06 | Mostek Corporation | Dynamic random access memory system |
US4164751A (en) * | 1976-11-10 | 1979-08-14 | Texas Instruments Incorporated | High capacity dynamic ram cell |
US4271461A (en) * | 1978-05-16 | 1981-06-02 | Siemens Aktiengesellschaft | Clock-controlled DC converter |
US4533846A (en) * | 1979-01-24 | 1985-08-06 | Xicor, Inc. | Integrated circuit high voltage clamping systems |
US4266282A (en) * | 1979-03-12 | 1981-05-05 | International Business Machines Corporation | Vertical semiconductor integrated circuit chip packaging |
US4317686A (en) * | 1979-07-04 | 1982-03-02 | National Research Development Corporation | Method of manufacturing field-effect transistors by forming double insulative buried layers by ion-implantation |
US4423431A (en) * | 1979-12-24 | 1983-12-27 | Fujitsu Limited | Semiconductor integrated circuit device providing a protection circuit |
US4604639A (en) * | 1980-01-14 | 1986-08-05 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor memory device |
US4346459A (en) * | 1980-06-30 | 1982-08-24 | Inmos Corporation | Redundancy scheme for an MOS memory |
US4349862A (en) * | 1980-08-11 | 1982-09-14 | International Business Machines Corporation | Capacitive chip carrier and multilayer ceramic capacitors |
US4389715A (en) * | 1980-10-06 | 1983-06-21 | Inmos Corporation | Redundancy scheme for a dynamic RAM |
US4458336A (en) * | 1980-10-22 | 1984-07-03 | Fujitsu Limited | Semiconductor memory circuit |
US4477736A (en) * | 1980-11-07 | 1984-10-16 | Hitachi, Ltd. | Semiconductor integrated circuit device including means for reducing the amount of potential variation on a reference voltage line |
US4577214A (en) * | 1981-05-06 | 1986-03-18 | At&T Bell Laboratories | Low-inductance power/ground distribution in a package for a semiconductor chip |
US4427989A (en) * | 1981-08-14 | 1984-01-24 | International Business Machines Corporation | High density memory cell |
US4777518A (en) * | 1982-01-11 | 1988-10-11 | Nissan Motor Company, Limited | Semiconductor device including gate protection circuit with capacitor under input pad |
US4566081A (en) * | 1982-01-29 | 1986-01-21 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor device with spare memory cells |
US4494221A (en) * | 1982-03-03 | 1985-01-15 | Inmos Corporation | Bit line precharging and equilibrating circuit |
US4493056A (en) * | 1982-06-30 | 1985-01-08 | International Business Machines Corporation | RAM Utilizing offset contact regions for increased storage capacitance |
US4704625A (en) * | 1982-08-05 | 1987-11-03 | Motorola, Inc. | Capacitor with reduced voltage variability |
US4419812A (en) * | 1982-08-23 | 1983-12-13 | Ncr Corporation | Method of fabricating an integrated circuit voltage multiplier containing a parallel plate capacitor |
US4587639A (en) * | 1983-03-28 | 1986-05-06 | Fujitsu Limited | Static semiconductor memory device incorporating redundancy memory cells |
US4513254A (en) * | 1983-05-16 | 1985-04-23 | International Business Machines Corporation | Integrated circuit filter with adjustable characteristics |
US4720737A (en) * | 1983-06-30 | 1988-01-19 | Fujitsu Limited | Semiconductor device having a protection circuit with lateral bipolar transistor |
US4656605A (en) * | 1983-09-02 | 1987-04-07 | Wang Laboratories, Inc. | Single in-line memory module |
US4695678A (en) * | 1983-10-08 | 1987-09-22 | Ricoh Company, Ltd. | Electronic device carrier |
US4626881A (en) * | 1983-10-17 | 1986-12-02 | Sanyo Electric Co., Ltd. | Capacitor produced of a layer combination of metal, insulator and semiconductor |
US4641425A (en) * | 1983-12-08 | 1987-02-10 | Interconnexions Ceramiques Sa | Method of making alumina interconnection substrate for an electronic component |
US4658379A (en) * | 1983-12-15 | 1987-04-14 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with a laser programmable redundancy circuit |
US4616655A (en) * | 1984-01-20 | 1986-10-14 | Cordis Corporation | Implantable pulse generator having a single printed circuit board and a chip carrier |
US4605980A (en) * | 1984-03-02 | 1986-08-12 | Zilog, Inc. | Integrated circuit high voltage protection |
US4654689A (en) * | 1984-03-14 | 1987-03-31 | Nec Corporation | Structure of power supply wirings in semiconductor integrated circuit |
US4654690A (en) * | 1984-04-05 | 1987-03-31 | Mitsubishi Denki Kabushiki Kaisha | Capacitive elements with reduced stray capacitance |
US4567542A (en) * | 1984-04-23 | 1986-01-28 | Nec Corporation | Multilayer ceramic substrate with interlayered capacitor |
US4691304A (en) * | 1984-05-30 | 1987-09-01 | Hitachi, Ltd. | Semiconductor device having an arrangement for preventing operational errors |
US4780846A (en) * | 1984-07-02 | 1988-10-25 | Fujitsu Limited | Master slice type semiconductor circuit device |
US4631421A (en) * | 1984-08-14 | 1986-12-23 | Texas Instruments | CMOS substrate bias generator |
US4780851A (en) * | 1984-12-24 | 1988-10-25 | Nec Corporation | Semiconductor memory device having improved redundant structure |
US4634894A (en) * | 1985-03-04 | 1987-01-06 | Advanced Micro Devices, Inc. | Low power CMOS reference generator with low impedance driver |
US4628214A (en) * | 1985-05-22 | 1986-12-09 | Sgs Semiconductor Corporation | Back bias generator |
US4730276A (en) * | 1985-06-12 | 1988-03-08 | Stc Plc | Semiconductor memories |
US4780852A (en) * | 1985-06-26 | 1988-10-25 | Hitachi, Ltd. | Semiconductor memory |
US4716549A (en) * | 1985-10-08 | 1987-12-29 | Fujitsu Limited | Semiconductor memory device having a circuit for compensating for discriminating voltage of memory cells |
US4930112A (en) * | 1985-11-22 | 1990-05-29 | Hitachi, Ltd. | Semiconductor device having a voltage limiter |
US4737830A (en) * | 1986-01-08 | 1988-04-12 | Advanced Micro Devices, Inc. | Integrated circuit structure having compensating means for self-inductance effects |
US4695870A (en) * | 1986-03-27 | 1987-09-22 | Hughes Aircraft Company | Inverted chip carrier |
US4829480A (en) * | 1986-08-22 | 1989-05-09 | Samsung Electronics Co., Ltd. | Column redundancy circuit for CMOS dynamic random access memory |
US4937649A (en) * | 1986-09-12 | 1990-06-26 | Nec Corporation | Semiconductor integrated circuit having a capacitor for stabilizing a voltage at a power supplying wiring |
US4720467A (en) * | 1986-09-29 | 1988-01-19 | International Business Machines Corporation | Method of forming a capacitor-transistor integrated circuit |
US4945399A (en) * | 1986-09-30 | 1990-07-31 | International Business Machines Corporation | Electronic package with integrated distributed decoupling capacitors |
US4780850A (en) * | 1986-10-31 | 1988-10-25 | Mitsubishi Denki Kabushiki Kaisha | CMOS dynamic random access memory |
US4835416A (en) * | 1987-08-31 | 1989-05-30 | National Semiconductor Corporation | VDD load dump protection circuit |
US5256996A (en) * | 1987-10-06 | 1993-10-26 | The Board Of Trustees Of The Leland Stanford, Junior University | Integrated coplanar strip nonlinear transmission line |
US5014097A (en) * | 1987-12-24 | 1991-05-07 | Waferscale Integration, Inc. | On-chip high voltage generator and regulator in an integrated circuit |
US4903113A (en) * | 1988-01-15 | 1990-02-20 | International Business Machines Corporation | Enhanced tab package |
US5307309A (en) * | 1988-05-31 | 1994-04-26 | Micron Technology, Inc. | Memory module having on-chip surge capacitors |
US5032892A (en) * | 1988-05-31 | 1991-07-16 | Micron Technology, Inc. | Depletion mode chip decoupling capacitor |
US6184568B1 (en) * | 1988-05-31 | 2001-02-06 | Micron Technology, Inc. | Integrated circuit module having on-chip surge capacitors |
US5687109A (en) * | 1988-05-31 | 1997-11-11 | Micron Technology, Inc. | Integrated circuit module having on-chip surge capacitors |
US5266821A (en) * | 1988-05-31 | 1993-11-30 | Micron Technology, Inc. | Chip decoupling capacitor |
US4987325A (en) * | 1988-07-13 | 1991-01-22 | Samsung Electronics Co., Ltd. | Mode selecting circuit for semiconductor memory device |
US4943960A (en) * | 1988-07-19 | 1990-07-24 | Mitsubishi Denki Kabushiki Kaisha | Self-refreshing of dynamic random access memory device and operating method therefor |
US5042011A (en) * | 1989-05-22 | 1991-08-20 | Micron Technology, Inc. | Sense amplifier pulldown device with tailored edge input |
US5012132A (en) * | 1989-10-05 | 1991-04-30 | Xicor, Inc. | Dual mode high voltage coupler |
US5177908A (en) * | 1990-01-22 | 1993-01-12 | Micron Technology, Inc. | Polishing pad |
US5315551A (en) * | 1990-02-21 | 1994-05-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with precharging voltage level unchanged by defective memory cell |
US5038325A (en) * | 1990-03-26 | 1991-08-06 | Micron Technology Inc. | High efficiency charge pump circuit |
USRE34425E (en) * | 1990-08-06 | 1993-11-02 | Micron Technology, Inc. | Method and apparatus for mechanical planarization and endpoint detection of a semiconductor wafer |
USRE35825E (en) * | 1991-05-16 | 1998-06-16 | Micron Technology, Inc. | Method for maintaining optimum biasing voltage and standby current levels in a DRAM array having repaired row-to-column shorts |
US5366931A (en) * | 1991-10-30 | 1994-11-22 | Hyundai Electronics Industries Co., Ltd. | Fabrication method for on-chip decoupling capacitor |
US5466151A (en) * | 1993-04-08 | 1995-11-14 | Damon Family Limited Partnership | Spring-locked orthodontic bracket |
US5345110A (en) * | 1993-04-13 | 1994-09-06 | Micron Semiconductor, Inc. | Low-power fuse detect and latch circuit |
US5631492A (en) * | 1994-01-21 | 1997-05-20 | Motorola | Standard cell having a capacitor and a power supply capacitor for reducing noise and method of formation |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060273425A1 (en) * | 2005-06-06 | 2006-12-07 | Khan Qadeer A | High density capacitor structure |
Also Published As
Publication number | Publication date |
---|---|
US20030205779A1 (en) | 2003-11-06 |
US5687109A (en) | 1997-11-11 |
US20010042899A1 (en) | 2001-11-22 |
US6184568B1 (en) | 2001-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5307309A (en) | Memory module having on-chip surge capacitors | |
US6184568B1 (en) | Integrated circuit module having on-chip surge capacitors | |
US4879631A (en) | Short-resistant decoupling capacitor system for semiconductor circuits | |
US5563838A (en) | Module having voltage control circuit to reduce surges in potential | |
US7420281B2 (en) | Stacked chip semiconductor device | |
US5807791A (en) | Methods for fabricating multichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodes | |
US5266821A (en) | Chip decoupling capacitor | |
US7633147B2 (en) | Semiconductor unit having two device terminals for every one input/output signal | |
US6744656B2 (en) | Semiconductor device and process for manufacturing the same | |
US5742097A (en) | Multilevel semiconductor integrated circuit device | |
US6448628B2 (en) | Chip decoupling capacitor | |
US5440519A (en) | Switched memory expansion buffer | |
US5155656A (en) | Integrated series capacitors for high reliability electronic applications including decoupling circuits | |
JP3123338B2 (en) | Integrated circuit device | |
JP2885456B2 (en) | Power supply pin layout for integrated circuits | |
US5338981A (en) | Semiconductor device having a decoding circuit for selection chips | |
JP4754201B2 (en) | Semiconductor device | |
JP2915312B2 (en) | Semiconductor integrated circuit device | |
US11527459B2 (en) | Substrates for semiconductor packages, including hybrid substrates for decoupling capacitors, and associated devices, systems, and methods | |
JPH077133A (en) | Single in-line memory module | |
JPH0714002B2 (en) | Signal supply method to chip | |
JP2645068B2 (en) | Memory module | |
KR20080039995A (en) | Method for reducing the inductance in series with a decoupling capacitor for a bga chip and corresponding assembly | |
KR100228148B1 (en) | A memory module having a impedance voltage capacitor | |
JP2515755B2 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |