Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20040027788 A1
Publication typeApplication
Application numberUS 10/215,115
Publication date12 Feb 2004
Filing date8 Aug 2002
Priority date8 Aug 2002
Also published asUS6696644, US20040149479
Publication number10215115, 215115, US 2004/0027788 A1, US 2004/027788 A1, US 20040027788 A1, US 20040027788A1, US 2004027788 A1, US 2004027788A1, US-A1-20040027788, US-A1-2004027788, US2004/0027788A1, US2004/027788A1, US20040027788 A1, US20040027788A1, US2004027788 A1, US2004027788A1
InventorsTz-Cheng Chiu, Manjula Variyam
Original AssigneeTz-Cheng Chiu, Variyam Manjula N.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Polymer-embedded solder bumps for reliable plastic package attachment
US 20040027788 A1
Abstract
A plastic package for use in semiconductor devices, which has a plurality of metallic terminals exposed on a package surface and a metallic bump attached to each of said terminals. The bumps are made of reflowable metal and have approximately uniform height. An adherent layer of polymer material covers the package surface and surrounds each of the bumps to form a solid meniscus. The layer has a thickness between a quarter and one half of the bump height. An analogous methodology applies to plastic assembly boards.
Images(4)
Previous page
Next page
Claims(11)
We claim:
1. A plastic package for use in semiconductor devices, said package having a plurality of metallic terminals exposed on a package surface, comprising:
a metallic bump attached to each of said terminals, said bumps made of reflowable metal and having approximately uniform height; and
an adherent layer of polymer material covering said package surface and surrounding each of said bumps to form a solid meniscus, said layer having a thickness between a quarter and one half of said bump height.
2. The package according to claim 1 wherein said plastic is any polymeric material used in semiconductor encapsulation, including molding compounds as well as thermoset and thermoplastic formulations.
3. The package according to claim 1 wherein said semiconductor devices include any product of the ball-grid array and chip-scale package families.
4. The package according to claim 1 wherein said reflowable metal is selected from a group consisting of tin, indium, tin alloys including tin/indium, tin/silver, tin/bismuth, and tin/lead, conductive adhesives, and z-axis conductive materials.
5. The package according to claim 1 wherein said bumps have a diameter from about 50 to 700 μm and a center-to-center spacing between about 100 and 1300 μm.
6. The package according to claim 1 wherein said polymer material for said adherent layer includes non-electrically conductive adhesives, epoxies filled or unfilled with inorganic particulate fillers including boron nitride or aluminum nitride, bisphenol A with an anhydride cross-linking agent, having a viscosity of <8000 cps and an elasticity modulus between about 1 and 5 GPa.
7. A polymeric substrate for use in electronic assembly boards, said substrate having a plurality of metallic terminals exposed on a substrate surface, comprising:
a metallic bump attached to each of said terminals, said bumps made of reflowable metal and having approximately uniform height; and
an adherent layer of polymer material covering said substrate surface and surrounding each of said bumps to form a solid meniscus, said layer having a thickness between a quarter and one half of said bump height.
8. The substrate according to claim 7 wherein said assembly board is selected from a group consisting of organic materials, including FR-4, FR-5, and BT resin, with or without strengthening or thermally modulating fibers or fillers, including a grid of glass fibers.
9. A method for completing a polymer plastic package for use in semiconductor devices, comprising the steps of:
providing a polymer package having a plurality of metallic terminals exposed on a package surface, said terminals spaced apart;
attaching a metallic bump to each of said terminals, said bumps made of reflowable metal and having approximately uniform mass and height;
reflowing said bumps, while maintaining approximate uniformity of predetermined height;
stencil-printing a water-soluble polymer to coat the top surface of said bumps;
positioning said packages in the vacuum chamber of a plasma apparatus so that said surface faces the plasma source;
initiating a plasma and controlling the ion mean free path so that said ions reach said surface with predetermined energy;
exposing said surface to said plasma for a length of time sufficient to
roughen said polymer surface;
clean said polymer surface from organic contamination; and
improve the surface affinity to adhesion;
removing said package from said vacuum chamber;
distributing an adherent polymeric precursor between and around said bumps, to form a meniscus on each of said bumps and to fill said space between said bumps by a layer having a thickness between a quarter and one half of said height of said bumps;
supplying additional thermal energy for curing said polymeric precursor, whereby said layer and said meniscus solidify;
cooling the package to ambient temperature; and washing said package in DI water to remove said water-soluble polymeric bump coating, completing said plastic package.
10. The method according to claim 9 wherein said water-soluble polymer is polyvinyl alcohol.
11. The method according to claim 9 further comprising the process step of slightly polishing said bump surfaces before said step of washing to remove excess polymer.
Description
    FIELD OF THE INVENTION
  • [0001]
    The present invention is related in general to the field of electronic systems and semiconductor devices and more specifically to the field of plastic packages attached to boards by solder balls, wherein an auxiliary plastic layer between the solder balls enhances the temperature cycling reliability of the plastic package.
  • DESCRIPTION OF THE RELATED ART
  • [0002]
    The structure of contact pad metallizations and solder bumps for connecting integrated circuit (IC) chips to semiconductor packages or outside parts, as well as the thermomechanical stresses and reliability risks involved, have been described in a series of detailed publications by the International Business Machines Corporation in 1969 (IBM J. Res. Develop., Vol. 13, pp. 226-296).
  • [0003]
    During and after assembly of the IC chip to an outside part such as a substrate or circuit board by solder reflow, and then during device operation, significant temperature differences and temperature cycles appear between semiconductor chip and the substrate. The reliability of the solder joint is strongly influenced by the coefficients of thermal expansion of the semiconductor material and the substrate material. For example, there is more than one order of magnitude difference between the coefficients of thermal expansion of silicon and FR-4. This difference causes thermomechanical stresses, which the solder joints have to absorb. Detailed calculations, in the literature cited above and in other publications of the early 1980's, involving the optimum height and volume of the solder connection and the expected onset of fatigue and cracking proposed a number of solder design solutions.
  • [0004]
    The fabrication methods and reliability problems involving flip-chips re-appear in somewhat modified form for ball-grid array type packages. In their book “Chip Scale Package” (McGraw-Hill, 1999), John H. Lau and Shi-Wei Ricky Lee describe various semiconductor devices and packages of contemporary “chip-scale” families, as they are fabricated by a number of semiconductor companies worldwide. The newest designs and concepts in microelectronics assembly and packaging are aiming for a package with a planar area not substantially greater than the silicon chip itself, or at most 20% larger area. This concept, known as Chip-Scale Package (CSP), is finding particular favor with those electronics industries where the product size is continually shrinking such as cellular communications, pagers, hard disk drivers, laptop computers and medical instrumentation. Most CSP approaches are based on assembly with solder bumps or solder balls on the exterior of the package, to interface with system or wiring boards.
  • [0005]
    The ball grid array or CSP may be attached directly to a printed circuit board (PCB), or alternatively, coupled to a second interconnection surface such as an interposer. In the latter case, attaching the ball grid array to the next interconnect is carried out by aligning the solder bumps or balls on the package to contact pads on the second level interconnection and then performing a second solder reflow operation. During the reflow, the bumps or balls liquefy and make a bond to the next interconnect level which has pads or traces to receive the solder. Following the solder reflow step, a polymeric underfill is often used between the package and the interposer (or PCB) to alleviate mechanical stress caused by the mismatch in the coefficients of thermal expansion (CTE) between the package, the interposer, if any, and the PCB. Many reliability problems occur due to the stress placed on the solder bumps or balls when the assembly is cycled from hot to cool during operation.
  • [0006]
    One method of drastically reducing the thermomechanical stress on the solder bumps has been utilized in Tessera's Micro-Ball Grid Array packages. A sheet-like compliant elastomer substantially de-couples the solder bumps, affixed to the outside PCB, from the IC chip and the interposer, thus relieving the thermal mismatch. Among the drawbacks of this method are assembly hurdles and cost considerations.
  • [0007]
    Another method aims at absorbing part of the thermomechanical stress on the solder joints by plastic material surrounding the joints and filling the gap between chip and substrate. See for instance, U.S. Patents # 6,228,680, issued on May 8, 2001; # 6,213,347, issued on Apr. 10, 2001, and # 6,245,583, issued on Jun. 12, 2001 (Thomas et al. , Low Stress Method and Apparatus for Underfilling Flip-Chip Electronic Devices). However, the underfilling method represents an unwelcome process step after device attachment to the motherboard.
  • [0008]
    In a recent wafer-level process approach by Kulicke & Soffa, flux-impregnated epoxy is screened on the wafer, with openings for the chip contact pads. The solder balls are placed on the pads; during the reflow process, the epoxy softens and forms a fillet at the base of the solder ball. An epoxy “collar” extends about 50 to 100 μm up the side of the solder ball from the chip surface, where stress-induced cracks typically originate. This collar restricts the creep flow of the solder, where cracks typically form. The wafer-level process with the required high temperature of solder reflow cannot be transferred to individual plastic packages. As another drawback, the adhesion between the solder balls and the plastic fillet is weak at best and often non-existent.
  • [0009]
    An urgent need has arisen for a coherent, low-cost method of preventing stress-induced solder bump cracks during temperature cycling for ball-grid array packages. The method should be flexible enough to be applied for different semiconductor product families and a wide spectrum of plastic package design and process variations. Preferably, these innovations should be accomplished using the installed equipment base so that no investment in new manufacturing machines is needed.
  • SUMMARY OF THE INVENTION
  • [0010]
    A plastic package for use in semiconductor devices is described, which has a plurality of metallic terminals exposed on a package surface and a metallic bump attached to each of said terminals. The bumps are made of reflowable metal and have approximately uniform height. An adherent layer of polymer material covers the package surface and surrounds each of the bumps to form a solid meniscus. The layer has a thickness between a quarter and one half of the bump height. An analogous methodology applies to plastic assembly boards.
  • [0011]
    In the method for completing a polymer plastic package according to the invention, the solder bumps are attached and reflowed first, resulting in an approximately uniform predetermined height. Then, a water-soluble polymer is stencil-printed to coat the top surface of the bumps. In a vacuum chamber, an energy-controlled plasma roughens and cleans the polymer surface, improving the surface affinity to adhesion. An adherent polymeric precursor is distributed between and around the bumps to form a meniscus on each of the bumps and fill the space between the bumps with a layer having a thickness between a quarter and one half of the height of the bumps. Additional thermal energy cures the polymeric precursor, solidifying the layer and the meniscus. Finally, DI water removes the water-soluble polymeric bump coating.
  • [0012]
    Detailed model calculations as well as experimental data show that the polymer coat on plastic packages, applied by the method of the invention, reduces the plastic energy density by 50% and increases the board-level reliability in temperature cycling from −40 to +125° C. by 50% compared to standard plastic packages.
  • [0013]
    It is an aspect of the present invention to provide a flexible methodology of fabrication and material selection to achieve the benefit of the stress-relieving polymer coat.
  • [0014]
    Another aspect of the invention is to provide a methodology for a wide range of plastic ball-grid array and chip-scale packages.
  • [0015]
    It is a technical advantage of the present invention that a wide variety of solder alloys and reflow temperatures can be employed for the stress-reduced packages.
  • [0016]
    Another technical advantage is the possibility to apply the new methodology to plastic assembly boards with solder bumps for a wide variety of applications.
  • [0017]
    Other technical advantages of the present invention include an improved reliability of the assembled device without the need of a polymer interface layer at the contact pads, or a polymer underfill for the bump-assembled device, reducing the manufacturing cost.
  • [0018]
    The technical advances represented by the invention, as well as the aspects thereof, will become apparent from the following description of the preferred embodiments of the invention, when considered in conjunction with the accompanying drawings and the novel features set forth in the appended claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0019]
    [0019]FIG. 1 is a schematic and simplified cross section of a package assembled on an external part using reflowable metal bumps.
  • [0020]
    [0020]FIG. 2 is an enlargement of a portion of FIG. 1.
  • [0021]
    [0021]FIG. 3 is an enlargement of a portion of FIG. 1 showing the development of a crack through the reflowable metal bump.
  • [0022]
    [0022]FIG. 4 is a schematic cross section of a portion of a plastic package having a reflowable metal bump attached to an external part, and an adherent polymer layer surrounding the package-near portion of the solder joint.
  • [0023]
    [0023]FIG. 5 is a schematic cross section of a portion of a substrate having a solder interconnection to a semiconductor package, and an adherent polymer layer surrounding the substrate-near portion of the solder joint.
  • [0024]
    FIGS. 6 to 10 are schematic cross sections of a plastic package and a plurality of solder bumps, illustrating the process flow for completing a plastic semiconductor package with polymer-embedded solder bumps.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0025]
    The present invention is related to U.S. patent application # 09/952,454, filed on Sep. 14, 2001 (Owens et al., “Improved Adhesion by Plasma Conditioning of Semiconductor Chip Surfaces”), which is incorporated herewith by reference.
  • [0026]
    The present invention is further related to U.S. Patents # 6,213,347, issued Apr. 10, 2001, and # 6,228,680, issued May 8, 2001 (both Thomas, “Low Stress Method and Apparatus for Underfilling Flip-Chip Electronic Devices”); and # 6,245,583, issued Jun. 12, 2001 (Amador et al., “Low Stress Method and Apparatus of Underfilling Flip-Chip Electronic Devices”).
  • [0027]
    The present invention provides the process to minimize the thermomechanical stress in a microelectronic assembly of a plastic package and a printed circuit board as shown schematically and simplified in FIG. 1. A portion of the assembly in FIG. 1 is enlarged in FIG. 2 to show some detail of the thin layer structure. An integrated circuit package, preferably formed of plastic material such as molding compound surrounding silicon 10 on a flexible substrate 11, comprises a package surface 11 a where a plurality of terminal pads 13 are located. These terminal pads 13 are preferably made of the package metallization such as copper or gold flash over copper.
  • [0028]
    Package 10 and 11 is mounted to a substrate or board 14, integral with interconnections and a plurality of terminal pads 15, yet spaced apart by a gap 16. Substrate 14 preferably comprises a printed circuit board made of FR-4 or a glass-epoxy laminate; contact pads 15 are preferably composed of solder-wettable copper. Package 10 and 11 is attached by reflowable bump interconnections 17 which extend across the gap and connect the terminal pads 13 on the package to the terminal pads 15 on the substrate both electrically and mechanically. Preferably, tin or a tin alloy (such as tin/indium, tin/bismuth, tin/lead) of a desirable melting temperature is chosen for bumps 17 to accomplish the reflow at a practical temperature. Bumps 17 are often referred to as “solder” bumps. For silicon packages, the protective “soldermask” 19 in FIGS. 1 and 2 can be made of a variety of insulating materials including polymers such as polyimide.
  • [0029]
    In known technology, the gap 16 is often filled with a polymeric encapsulant that extends over the printed circuit board about the perimeter of the package. The main purpose of encapsulant, commonly referred to as the “underfill” material, is a reduction of mechanical stress in the assembly; another purpose is the protection of the active chip surface. The thermomechanical stress originates from the difference of the coefficient of thermal expansion between silicon and the board material in the process of board assembly (solder bump reflow) and temperature cycle testing (usually from −40 to +125° C.).
  • [0030]
    Silicon, the preferred semiconductor material of chip 10, has a CTE between 2 and 3 ppm/° C., typical substrates 14 however a CTE between about 15 and 22 ppm/° C.; CTEs of the metals in the assembly vary from 4.3 to 17.0. The materials are mechanically coupled intimately, even rigidly, to each other in the assembly of a ball-grid array package. For the standard assembly process flow, the temperature reaches the maximum of 220° C. because of an overshoot over the melting temperature of 183° C. of the eutectic tin-lead alloy (63 weight % tin). After the solder has molten and is beginning to cool, the stress is zero and stays zero to the eutectic temperature of 183° C. With continued cooling of the assembly, though, stress starts appearing and increases rapidly. When ambient temperature is reached, the stress levels reach levels so high that damage by nascent cracking has often been inflicted to the structurally weakest parts of the assembly, especially the solder joints, the chip multilevel dielectric films, or the protective soldermask 19 in FIGS. 1 and 2. The package 10 and 11 in FIGS. 1 and 2 is now arranged on substrate 14 such that each of the substrate terminal pads 15 registers with a package terminal pad 13, with the solder bumps therebetween. By way of example, the gap 16 between active surface 11 of the chip and the substrate is preferably between 300 and 700 μm.
  • [0031]
    Computer stress modeling can be applied according to Darveaux's fatigue model to solder bump interconnections as shown in FIGS. 1 and 2 (see R. Darveaux, K. Banerji, A. Mawer, and G. Dody, “Reliability of plastic ball grid array assembly”, Ball Grid Array Technology, J. Lau Editor, McGraw-Hill, Inc. New York, 1995; R. Darveaux, “Effect of simulation methodology on solder joint crack growth correlation”, Proc. IEEE, 50th Elec. Comp. Tech. Conf., pp.1048-1058, 2000). The computer results reveal that the regions of highest stress in temperature cycling is the zone designated 17 a in FIG. 2. In a typical assembly design with a solder joint width of 0.45 mm, the average plastic energy density in zone 17 a is about 115 kJ/m3, and the maximum energy density is a high as 703 kJ/m3. These high values cause the damage to initiate already at 588 cycles (between −40 and +125° C.), the rate of crack propagation per cycle to reach 0.159 μm/cycle, and thus the number of cycles to complete crack propagation to be 2836 cycles. The board level reliability is thus limited to 3424 cycles. The schematic FIG. 3 illustrates a complete crack 30 through the solder joint region of a package 31 assembled by bumps 32 to board 33.
  • [0032]
    The stress relief provided by the present invention focuses exactly on the region 34 of highest stress. The cross section of schematic FIG. 4 depicts an adherent layer 44 of polymer material covering the surface 41 a of the package 41 and surrounding bump 42 to form a solid meniscus 44 a. The thickness 44 a of the layer 44 is between about one quarter and one half of the height 42 b of bump 42.
  • [0033]
    In FIG. 4, the plastic package 41 may be made of any polymeric material used in semiconductor encapsulation, including molding compounds, thermoset or thermoplastic formulations, and plastic films. The package 41 may belong to the ball grid array or chip-scale families, or any package design using reflow interconnectors 42 for the assembly to external parts.
  • [0034]
    The reflowable metal of bumps 42 is selected from a group consisting of tin, indium, tin alloys including tin/indium, tin/silver, tin/bismuth, and tin/lead, conductive adhesives, and z-axis conductive materials. The bumps 42 have a diameter from about 50 to 700 μm, a center-to-center spacing between about 100 and 1300 μm, and approximately uniform height.
  • [0035]
    The polymer for the adherent layer 42 includes non-electrically conductive adhesives, epoxies filled or unfilled with inorganic particulate fillers including boron nitride or aluminum nitride, bisphenol A with an anhydride cross-linking agent, having a viscosity of <8000 cps and an elasticity modulus between about 1 and 5 GPa. Suitable adhesive polymer precursors are commercially available, for instance, from the company Loctite, Rocky Hill, Conn. 06067, USA, under the trade name Hysol® QMI 536HT; Hysol® FP4450HA; or Product 3563.
  • [0036]
    By way of example, the assembly design having a solder joint width of 0.45 mm, discussed earlier for Darveaux's fatigue model, shows significant improvements after implementing the adhesive polymer layer. For the zone 17 b of highest stress (see FIG. 4), the computer results indicate now an average plastic energy density of only about 97 kJ/m3, and a maximum plastic energy density of only about 513 kJ/m3. These lower values postpone the initiation of a nascent crack in temperature cycling (between −40 to +125° C.) to 768 cycles. The rate of crack propagation per cycle is now 0.134 μm/cycle, for 4285 cycles to complete the crack propagation (the crack length is also extended to 0.573 mm due to the wider bump diameter at the location of highest stress). The board level reliability is thus extended to 5053 cycles, an almost 50% improvement compared to the board level reliability before the application of the polymer layer.
  • [0037]
    As illustrated in FIG. 5, it is an important aspect of the present invention that a stress-reducing polymer layer similar to layer 44 depicted in FIG. 4 can be used for reliability improvements of bumps attached to polymeric substrates such as assembly boards. These substrates 53 have a plurality of metallic terminals 51 exposed on a substrate surface 53 a. A metallic bump 52 is then attached to each of these terminals 51, wherein these bumps are made of reflowable metal and have approximately uniform height. An adherent layer 54 of polymer material covers the substrate surface 53 a and surrounds each of the bumps 52 to form a solid meniscus 54 a. This layer has a thickness 54 b between about one quarter and one half of the bump height 52 a.
  • [0038]
    The substrates or assembly boards are selected from a group consisting of organic materials including FR-4, FR-5, and BT resin, with or without strengthening or thermally modulating fibers or fillers, including a grid of glass fibers.
  • [0039]
    The method for completing a plastic package for semiconductor devices by fabricating polymer-embedded solder bumps progresses in the steps illustrated in FIGS. 6 to 10. The process flow is as follows:
  • [0040]
    [0040]FIG. 6:
  • [0041]
    Step 1: Providing a plastic package 60 having a plurality of metallic terminals 61 exposed on the package surface 62; the terminals are spaced apart by some distance 63.
  • [0042]
    Step 2: Attaching a metallic bump to each of the terminals; the bumps are made of reflowable metal and have approximately uniform mass and height 65.
  • [0043]
    Step 3: Reflowing the bumps, while maintaining approximate uniformity of predetermined height 65.
  • [0044]
    [0044]FIG. 7:
  • [0045]
    Step 4: Applying a water-soluble polymer 71 to coat the top surface of the bumps 64.
  • [0046]
    Step 5: Positioning the package 60 in the vacuum chamber of a plasma apparatus so that the surface 62 faces the plasma source.
  • [0047]
    Step 6: initiating a plasma and controlling the ion mean free path so that the ions 72 reach the surface 62 with predetermined energy.
  • [0048]
    Step 7: Exposing the surface 62 to the plasma 72 for a length of time sufficient to
  • [0049]
    roughen the polymer surface 62;
  • [0050]
    clean the polymer surface 62 from organic contamination; and
  • [0051]
    improve the surface affinity to adhesion.
  • [0052]
    Step 8: Removing the package 60 from the vacuum chamber.
  • [0053]
    [0053]FIG. 8: and FIG. 9:
  • [0054]
    Step 9: Distributing an adherent polymeric precursor 81 between (91) and around the bumps 64, to form a meniscus 92 on each of the bumps 64 and to fill the space 63 between the bumps 64 by a layer 93 having a thickness 93 a between one quarter and one half of the height 65 of the bumps 64.
  • [0055]
    [0055]FIG. 9:
  • [0056]
    Step 10: Supplying additional thermal energy for curing the polymeric precursor, whereby the layer 93 and said meniscus 92 solidify.
  • [0057]
    Step 11: Cooling the package to ambient temperature.
  • [0058]
    [0058]FIG. 10:
  • [0059]
    Step 12: Polishing off excessive polymer on top of solder balls 64.
  • [0060]
    Step 13: Washing the assembled package, generally designated 100, in DI water to remove the water-soluble polymeric bump coating, completing the plastic package.
  • [0061]
    While this invention has been described in reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7262510 *15 Jul 200528 Aug 2007Advanced Semiconductor Engineering, Inc.Chip package structure
US7348210 *27 Apr 200525 Mar 2008International Business Machines CorporationPost bump passivation for soft error protection
US7482200 *17 Jul 200727 Jan 2009Advanced Semiconductor Engineering, Inc.Process for fabricating chip package structure
US76878997 Aug 200730 Mar 2010Amkor Technology, Inc.Dual laminate package structure with embedded elements
US772385221 Jan 200825 May 2010Amkor Technology, Inc.Stacked semiconductor package and method of making same
US77328994 Feb 20098 Jun 2010Amkor Technology, Inc.Etch singulated semiconductor package
US776813517 Apr 20083 Aug 2010Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making same
US77773511 Oct 200717 Aug 2010Amkor Technology, Inc.Thin stacked interposer package
US78080846 May 20085 Oct 2010Amkor Technology, Inc.Semiconductor package with half-etched locking features
US78473865 Nov 20077 Dec 2010Amkor Technology, Inc.Reduced size stacked semiconductor package and method of making the same
US784739230 Sep 20087 Dec 2010Amkor Technology, Inc.Semiconductor device including leadframe with increased I/O
US78723433 Feb 201018 Jan 2011Amkor Technology, Inc.Dual laminate package structure with embedded elements
US787596321 Nov 200825 Jan 2011Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/O
US790685512 Apr 201015 Mar 2011Amkor Technology, Inc.Stacked semiconductor package and method of making same
US79285426 Mar 200919 Apr 2011Amkor Technology, Inc.Lead frame for semiconductor package
US795645316 Jan 20087 Jun 2011Amkor Technology, Inc.Semiconductor package with patterning layer and method of making same
US79608184 Mar 200914 Jun 2011Amkor Technology, Inc.Conformal shield on punch QFN semiconductor package
US797777410 Jul 200712 Jul 2011Amkor Technology, Inc.Fusion quad flat semiconductor package
US79822983 Dec 200819 Jul 2011Amkor Technology, Inc.Package in package semiconductor device
US79899336 Oct 20082 Aug 2011Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including same
US800875827 Oct 200830 Aug 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframe
US802658923 Feb 200927 Sep 2011Amkor Technology, Inc.Reduced profile stackable semiconductor package
US80587159 Jan 200915 Nov 2011Amkor Technology, Inc.Package in package device for RF transceiver module
US806782110 Apr 200829 Nov 2011Amkor Technology, Inc.Flat semiconductor package with half package molding
US807205018 Nov 20086 Dec 2011Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including passive device
US808486818 Jun 201027 Dec 2011Amkor Technology, Inc.Semiconductor package with fast power-up cycle and method of making same
US808914517 Nov 20083 Jan 2012Amkor Technology, Inc.Semiconductor device including increased capacity leadframe
US80891593 Oct 20073 Jan 2012Amkor Technology, Inc.Semiconductor package with increased I/O density and method of making the same
US810203728 Feb 201124 Jan 2012Amkor Technology, Inc.Leadframe for semiconductor package
US812506428 Jul 200828 Feb 2012Amkor Technology, Inc.Increased I/O semiconductor package and method of making same
US818445331 Jul 200822 May 2012Amkor Technology, Inc.Increased capacity semiconductor package
US818857910 Dec 201029 May 2012Amkor Technology, Inc.Semiconductor device including leadframe having power bars and increased I/O
US82837679 Dec 20109 Oct 2012Amkor Technology, Inc.Dual laminate package structure with embedded elements
US829960226 Oct 201030 Oct 2012Amkor Technology, Inc.Semiconductor device including leadframe with increased I/O
US83048662 Jun 20116 Nov 2012Amkor Technology, Inc.Fusion quad flat semiconductor package
US831828719 Jan 201127 Nov 2012Amkor Technology, Inc.Integrated circuit package and method of making the same
US83193388 Jul 201027 Nov 2012Amkor Technology, Inc.Thin stacked interposer package
US843202315 Jun 201130 Apr 2013Amkor Technology, Inc.Increased I/O leadframe and semiconductor device including same
US844111017 May 201114 May 2013Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US84874208 Dec 200816 Jul 2013Amkor Technology, Inc.Package in package semiconductor device with film over wire
US855836527 Sep 201115 Oct 2013Amkor Technology, Inc.Package in package device for RF transceiver module
US85757426 Apr 20095 Nov 2013Amkor Technology, Inc.Semiconductor device with increased I/O leadframe including power bars
US864845027 Jan 201111 Feb 2014Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands
US86744858 Dec 201018 Mar 2014Amkor Technology, Inc.Semiconductor device including leadframe with downsets
US86806565 Jan 200925 Mar 2014Amkor Technology, Inc.Leadframe structure for concentrated photovoltaic receiver package
US87296823 May 201120 May 2014Amkor Technology, Inc.Conformal shield on punch QFN semiconductor package
US872971026 Apr 201120 May 2014Amkor Technology, Inc.Semiconductor package with patterning layer and method of making same
US88100296 Feb 201219 Aug 2014Stats Chippac, Ltd.Solder joint flip chip interconnection
US882315212 Jul 20112 Sep 2014Amkor Technology, Inc.Semiconductor device with increased I/O leadframe
US88417796 Dec 201023 Sep 2014Stats Chippac, Ltd.Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
US885383629 Oct 20127 Oct 2014Amkor Technology, Inc.Integrated circuit package and method of making the same
US896330127 Dec 201324 Feb 2015Amkor Technology, Inc.Integrated circuit package and method of making the same
US902919615 Dec 201012 May 2015Stats Chippac, Ltd.Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US90648589 Sep 201323 Jun 2015Stats Chippac, Ltd.Semiconductor device and method of forming bump-on-lead interconnection
US908277624 Aug 201214 Jul 2015Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor package having protective layer with curved surface and method of manufacturing same
US91596654 Oct 201213 Oct 2015Stats Chippac, Ltd.Flip chip interconnection having narrow interconnection sites on the substrate
US91841182 May 201410 Nov 2015Amkor Technology Inc.Micro lead frame structure having reinforcing portions and method
US918414822 Oct 201410 Nov 2015Amkor Technology, Inc.Semiconductor package and method therefor
US921904522 Jan 201422 Dec 2015Stats Chippac, Ltd.Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US92246768 Jan 201529 Dec 2015Amkor Technology, Inc.Integrated circuit package and method of making the same
US925733315 Mar 20139 Feb 2016Taiwan Semiconductor Manufacturing Company, Ltd.Interconnect structures and methods of forming same
US926383928 Jan 201316 Feb 2016Taiwan Semiconductor Manufacturing Company, Ltd.System and method for an improved fine pitch joint
US927593913 Dec 20131 Mar 2016Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US9355906 *13 Feb 201431 May 2016Taiwan Semiconductor Manufacturing Company, Ltd.Packaging devices and methods of manufacture thereof
US93683985 Mar 201414 Jun 2016Taiwan Semiconductor Manufacturing Company, Ltd.Interconnect structure and method of fabricating same
US937357316 Jun 201421 Jun 2016STATS ChipPAC Pte. Ltd.Solder joint flip chip interconnection
US93790849 Apr 201528 Jun 2016STATS ChipPAC Pte. Ltd.Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US938510119 Jun 20155 Jul 2016STATS ChipPAC Pte. Ltd.Semiconductor device and method of forming bump-on-lead interconnection
US9401308 *3 Jul 201326 Jul 2016Taiwan Semiconductor Manufacturing Company, Ltd.Packaging devices, methods of manufacture thereof, and packaging methods
US94375649 Jul 20136 Sep 2016Taiwan Semiconductor Manufacturing Company, Ltd.Interconnect structure and method of fabricating same
US950863130 Dec 201529 Nov 2016Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US95432355 Oct 201510 Jan 2017Amkor Technology, Inc.Semiconductor package and method therefor
US9583390 *8 Feb 201628 Feb 2017Intel CorporationOrganic thin film passivation of metal interconnections
US958986210 Jun 20137 Mar 2017Taiwan Semiconductor Manufacturing Company, Ltd.Interconnect structures and methods of forming same
US960792112 Jan 201228 Mar 2017Taiwan Semiconductor Manufacturing Company, Ltd.Package on package interconnect structure
US963148114 Oct 201625 Apr 2017Amkor Technology, Inc.Semiconductor device including leadframe with a combination of leads and lands and method
US967312229 Aug 20156 Jun 2017Amkor Technology, Inc.Micro lead frame structure having reinforcing portions and method
US967316022 Jul 20166 Jun 2017Taiwan Semiconductor Manufacturing Company, Ltd.Packaging devices, methods of manufacture thereof, and packaging methods
US969802814 Jul 20154 Jul 2017Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor package and method of manufacturing the same
US97047256 Mar 201211 Jul 2017Amkor Technology, Inc.Semiconductor device with leadframe configured to facilitate reduced burr formation
US976813613 Jun 201619 Sep 2017Taiwan Semiconductor Manufacturing Company, Ltd.Interconnect structure and method of fabricating same
US977368521 Jun 201226 Sep 2017STATS ChipPAC Pte. Ltd.Solder joint flip chip interconnection having relief structure
US20060024863 *15 Jul 20052 Feb 2006Chih-Ming ChungChip package structure and process for fabricating the same
US20060246703 *27 Apr 20052 Nov 2006International Business Machines CorporationPost bump passivation for soft error protection
US20070259481 *17 Jul 20078 Nov 2007Advanced Semiconductor Engineering, Inc.Process for fabricating chip package structure
US20080308935 *18 Jun 200818 Dec 2008Samsung Electronics Co., Ltd.Semiconductor chip package, semiconductor package including semiconductor chip package, and method of fabricating semiconductor package
US20090166842 *6 Mar 20092 Jul 2009Hyung Ju LeeLeadframe for semiconductor package
US20110084386 *15 Dec 201014 Apr 2011Stats Chippac, Ltd.Semiconductor Device and Method of Self-Confinement of Conductive Bump Material During Reflow Without Solder Mask
US20140264846 *3 Jul 201318 Sep 2014Taiwan Semiconductor Manufacturing Company, Ltd.Packaging Devices, Methods of Manufacture Thereof, and Packaging Methods
US20140264859 *13 Feb 201418 Sep 2014Taiwan Semiconductor Manufacturing Company, Ltd.Packaging Devices and Methods of Manufacture Thereof
US20160035688 *10 Sep 20144 Feb 2016Panasonic CorporationSemiconductor component, semiconductor-mounted product including the component, and method of producing the product
US20160155667 *8 Feb 20162 Jun 2016Intel CorporationOrganic thin film passivation of metal interconnections
Legal Events
DateCodeEventDescription
25 Sep 2002ASAssignment
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHIU, TZ-CHENG;VARIYAM, MANJULA N.;REEL/FRAME:013338/0312
Effective date: 20020826
21 Jun 2007FPAYFee payment
Year of fee payment: 4
21 Jul 2011FPAYFee payment
Year of fee payment: 8
28 Jul 2015FPAYFee payment
Year of fee payment: 12