US20040018731A1 - Method of preventing autodoping - Google Patents
Method of preventing autodoping Download PDFInfo
- Publication number
- US20040018731A1 US20040018731A1 US10/624,580 US62458003A US2004018731A1 US 20040018731 A1 US20040018731 A1 US 20040018731A1 US 62458003 A US62458003 A US 62458003A US 2004018731 A1 US2004018731 A1 US 2004018731A1
- Authority
- US
- United States
- Prior art keywords
- layer
- silicon
- doped
- undoped
- capping layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02422—Non-crystalline insulating materials, e.g. glass, polymers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02502—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02579—P-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/2205—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities from the substrate during epitaxy, e.g. autodoping; Preventing or using autodoping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32055—Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/914—Doping
- Y10S438/916—Autodoping control or utilization
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- The invention relates generally to electronic devices and, more particularly, to methods of reducing or eliminating the effects of autodoping in chemical vapor deposition (hereinafter CVD) processes.
- Many steps in integrated circuit (IC) manufacture require the deposition of thin films of silicon. One method of depositing silicon in thin film form is by low pressure chemical vapor deposition (hereinafter LPCVD). Substrate wafers are heated in a pressure vessel to between 450 and 650° C. while atmospheric gases are pumped out. When the pressure in the vessel generally reaches between 200-600 mTorr and the wafers have reached high temperature, a silicon containing gas such as silane (SiH4) is flowed into the chamber, resulting in silicon deposition. Excellent control of the thickness of the film, thickness uniformity across a wafer, and step coverage (i.e., ability to cover a wafer surface with varied topography) is achieved by adjusting the temperature, pressure, and gas flow in the pressure vessel.
- However, many steps in integrated circuit manufacture not only require the deposition of thin films of silicon, but also require that the thin film be doped to make it conductive. Doping describes intentionally contaminating the silicon with specific foreign atoms, such as boron or phosphorus. The most common method of doping silicon is by ion implantation. Ion implantation is a process by which foreign atoms are ionized, accelerated by electromagnetic fields, and directed to impact (“implant”) into a target substrate such as silicon. Ion implantation requires expensive equipment and does not allow for good control over the concentration depth profile of the dopant.
- Another method of doping silicon thin films is to co-deposit dopant atoms while depositing silicon atoms. Precursor gases such as boron trichloride (BCl3) or phosphine (PH3) are admitted simultaneously with silane (SiH4) resulting in boron or phosphorus doped silicon films. This process is generally known as “in-situ” doping. In-situ doping allows for better control of the dopant depth profile concentration in the silicon film relative to ion implantation. Cost is also reduced as silicon film deposition and doping is done using the same furnace.
- However, one major drawback of in-situ doping is the potential for autodoping. Autodoping is the unintentional doping of wafers in a vessel caused by the outgassing of dopant atoms in the silicon films from the previous deposition. When silicon wafers are deposited in an LPCVD method, the vessel and everything inside it (including any dummy wafers used for maintaining consistent deposition on product wafers) are all deposited with silicon film and, if any is present, dopant material. The silicon deposition is ubiquitous and indiscriminate on all heated surfaces in the pressure vessel.
- Several prior art methods attempt to reduce or eliminate the effects of autodoping. One such method is to “wet” clean all the components of the LPCVD furnace. This requires shutting down the LPCVD furnace, removing any product wafers and using a chemical bath to etch away the doped layers formed on the LPCVD furnace components. This process is sometimes repeated after every product wafer deposition. This method is highly disadvantageous because LPCVD furnaces are notorious for their large overhead times. Overhead time is the time spent by the LPCVD furnace which is not dedicated strictly to product wafer depositions and includes the time to pump down the pressure vessel to low pressures, the time for the wafers to achieve a uniform process temperature, the time to cool down the wafers before they can be placed in plastic cassettes, etc. In some cases, the overhead time on LPCVD deposition sequences is on the order of four or more hours and is, therefore, nontrivial.
- A second method is to “dry” clean all the components of the LPCVD furnace. This method involves once again effectively shutting down the LPCVD furnace, removing any product wafers and then pumping gaseous cleaning agents into the LPCVD furnace to etch away the doped layers formed therein. This process is also sometimes repeated after every product wafer deposition. This method also suffers from the above-discussed disadvantageously large overhead times because the LPCVD furnace must be effectively shut down (e.g., placed in a nonproductive operational state) to be cleaned and then restarted for the next product wafer deposition.
- A third method is to run a separate and distinct undoped deposition process that is unrelated to the product wafer deposition process. This method requires removal of the product wafers from the furnace and then running a separate and distinct undoped deposition process to coat all of the surfaces of the LPCVD furnace components (and, if any, dummy wafers). This process is also sometimes repeated after every product wafer deposition. Since the product wafers are not in the furnace during this deposition, large overhead times as discussed above are once again encountered because the LPCVD furnace must be effectively placed in nonproductive operation and restarted multiple times before the product wafer depositions can be once again formed.
- Hence, a method of preventing autodoping that does not suffer from the aforementioned disadvantages is highly desirable.
- The present invention employs very thin “capping” layers of undoped silicon that are deposited on top of the doped silicon layers of product wafers and/or dummy wafers to prevent outgassing of the dopants underneath the cap. In this regard, while the undoped capping layers may have some dopant in them due to out-gassing and diffusion from the doped layer below and the pressure vessel, the amount of dopant present is so low that the next product wafer deposition of doped silicon is not subject to autodoping by the previous doped silicon deposition.
- According to one embodiment of the present invention, a continuous method of making a silicon-based electronic device is provided. The method includes, for example, the steps of forming a doped silicon layer on a surface of a substrate material and forming an undoped silicon capping layer on the doped silicon layer. A second doped silicon layer may be formed on the undoped silicon layer followed by another doped silicon capping layer, and so, on. In this manner, the undoped silicon capping layers prevent autodoping from the doped silicon layers beneath. The entire method is performed via a continuous in-situ process without having the LPCVD furnace in any nonproductive operational states between depositions.
- For example, for a 1000 Å phosphorus-doped (n-type) silicon layer, an undoped silicon capping layer having a thickness of approximately 200 Å or greater is sufficient to reduce the effects of autodoping to most preferably a substantially background level. Also, for a 1000 Å boron-doped (p-type) silicon layer, an undoped silicon capping layer having a thickness of approximately 300 Å or greater is sufficient to reduce the effects of autodoping to most preferably a substantially background level.
- Therefore, it is an advantage of the present invention to provide a continuous process for forming electronic devices that does not suffer from the drawbacks associated with autodoping.
- It is yet another advantage of the present invention to provide a method of reducing autodoping wherein the capping layer can be used for subsequent processing such as, for example, the formation of wires or use during chemo-mechanical polishing (CMP).
- It is still further an advantage of the present invention to provide a method reducing autodoping to substantially background concentrations.
- It is still further an advantage of the present invention to provide a method of fabricating electronic devices with abrupt n and p-type interfaces.
- In the accompanying drawings which are incorporated in and constitute a part of the specification, embodiments of the invention are illustrated, which, together with a general description of the invention given above, and the detailed description given below, serve to example the principles of this invention.
- FIGS.1A-1D illustrate the fabrication of an electronic device according to the present invention.
- FIG. 2 is a graph illustrating thicknesses of various undoped silicon capping layers with reference to a 1000 Å phosphorus-doped (n-type) silicon layer.
- FIG. 3 is a graph illustrating thicknesses of various undoped silicon capping layers with reference to a 1000 Å boron-doped (p-type) silicon layer.
- FIGS. 1A through 1D illustrate a continuous process for forming an electronic device that prevents or minimizes autodoping. Referring now to FIG. 1A, a
pressure vessel 100 is provided and generally includes at least twoinput ports pressure vessel 100 is preferably in the form of a quartz tube. Thepressure vessel 100 further has openings (not shown) for inserting and removing product and dummy (if any) wafer assemblies and exit ports for purging the gaseous contents therein. Thepressure vessel 100 is also connected to vacuum pumps with valving systems to regulate pressure (not shown). Additionally, the temperature inside the pressure vessel is generally controlled by heating elements that surround the vessel, and can also be controlled by a plasma struck inside the vessel. Thepressure vessel 100 and its contents are inserted into a LPCVD furnace for deposition of the various layers of the present invention. LPCVD furnaces are well-known in the art and will not be further discussed. - A plurality of
wafers 108, which may include product wafers or product and dummy wafers, are affixed to aboat 106 that is then inserted into thepressure vessel 100. The plurality ofwafers 108 are preferably made of asuitable substrate material 120 for the desired product fabrication.Substrate material 120 is preferably either amorphous or crystalline (including single crystal and polycrystalline).Suitable substrate materials 120 include, for example, silicon (Si), silicon dioxide (SiO2), titanium nitride (TiN), titanium silicide (TiSi2), cobalt silicide (CoSi2), aluminum (Al), copper (Cu), tungsten (W), tungsten silicide (WSi2), and other similar materials. - Referring now to FIG. 1B, once the
wafers 108 are inserted into thepressure vessel 100, a dopedsilicon layer 122 is formed on a surface of thesubstrate material 120. The dopedsilicon layer 122 is preferably formed via in-situ doping. In particular, silicon atoms are codeposited with precursor or dopant atoms onsubstrate material 120. This is preferably accomplished by appropriately pressurizing andheating pressure vessel 100 and then introducing silane (SiH4) gas to provide a source of silicon atoms and a precursor gas having either boron trichloride (BCl3) or phosphine (PH3). A precursor gas having boron trochloride (BCl3) is introduced if the dopedsilicon layer 122 is to be p-type and a precursor gas having phosphine (PH3) is introduced if the dopedsilicon layer 122 is to be n-type. Hence, dopedsilicon layer 122 can be formed with either n-type or p-type dopants. - Referring now to FIG. 1C, a
capping layer 124 is formed on dopedsilicon layer 122. Cappinglayer 124 is preferably made by depositing undoped silicon on the surface of dopedsilicon layer 122. Thecapping layer 124 is also formed on all of the remaining surfaces ofwafers 108,pressure vessel 100, andboat 106. In this manner, all surfaces previously exposed to the in-situ doping process of the firstdoped silicon layer 122 will have a capping layer formed thereon. As will be described in more detail in connection with FIGS. 2 and 3, the formation of acapping layer 124 on all of the previously exposed surfaces reducing the autodoping effect to preferably substantially background levels. In this regard, the formation of cappinglayer 124 is preferably accomplished by discontinuing the introduction of the precursor gas having either boron trichloride (BCl3) or phosphine (PH3), while continuing the introduction of the silane gas (SiH4). The continued introduction of the silane gas (SiH4) in the absence of any precursor gases forms an undopedsilicon capping layer 124 on all of the exposed surfaces in the pressure vessel including dopedsilicon layer 122. The continued introduction of silane gas (SiH4) is maintained until thecapping layer 124 has formed an appropriate thickness to reduce the effects of autodoping. Effective thickness ranges are discussed in connection with FIGS. 2 and 3, infra. - Referring now to FIG. 1D, a second
doped silicon layer 126 may formed on cappinglayer 124. Similar to dopedsilicon layer 122, the seconddoped silicon layer 126 is also preferably formed via in-situ doping. More specifically, the second doped silicon layer can be formed by once again introducing a precursor gas into thepressure vessel 100, while continuing to introduce silane gas (SiH4). As described above, the precursor gas can have either boron trichloride (BCl3) or phosphine (PH3) therein to provide p-type or n-type dopants, respectively. In this regard doped silicon layers 122 and 126 can have opposite dopant characteristics. For example, if dopedsilicon layer 122 is formed using p-type dopant atoms (i.e., boron), then dopedsilicon layer 126 can be formed using n-type dopant atoms (i.e., phosphorus), or vice-versa. - The process shown and described in FIGS. 1A through 1D can be further repeated to build addition layers on top of second
doped silicon layer 126. For example, once second dopedsilicon layer 126 is formed, a second capping layer similar to cappinglayer 124 can be formed thereon by once again discontinuing the introduction of the precursor gas, while continuing the introduction of the silane gas (SiH4). A third doped silicon layer, which can be either p or n-type, can then be formed on the second capping layer by the above described processes, and so on. In this regard, the undoped silicon capping layer formed between two doped silicon layers is thin enough to reduce the effects of autodoping while maintaining the respective doped silicon layers in operative communication with each other. The term operative communication is defined herein to mean that the drift and diffusion mechanisms by which holes and electrons move through a silicon structure are operative and not substantially diminished. Hence, an undoped silicon capping layer according to the present invention between, for example, an n-type doped silicon layer and a p-type doped silicon layer does not substantially diminish the drift and diffusion characteristics necessary to preserve the operability of a junction formed between the p and n-type doped silicon layers. - Hence, an efficient continuous process of forming a semiconductor device having different types and/or concentrations of dopants but using a single furnace is possible because the
capping layer 124 forms an autodoping barrier on all surfaces that have thereon one or more exposed doped silicon layers that may be the source of any autodoping atoms. - Referring now generally to FIGS. 2 and 3, the present discussion will focus on the thickness requirements of the undoped silicon capping layer of the present invention. The following procedure was used to determine the thickness of an undoped silicon capping layer necessary to prevent autodoping in the case of boron and phosphorus dopant atoms. In this regard, silicon wafers with 1000 Å of thermally grown SiO2 were first prepared as test substrates. Prior to deposition on the test wafers, a full load of 150 dummy wafers was deposited with either heavily phosphorus or boron-doped silicon films 1000 Å thick. Doping concentrations were determined from previous depositions by concentration depth profiling by secondary ion mass spectrometry, or SIMS. The doping concentration in either phosphorus or boron-doped films was approximately 1×1020 atoms/cm3. After the first doped silicon deposition on the dummy wafers only (no test wafers), which also resulted in deposition on the quartz tube and boat, a second undoped silicon deposition of approximately 1500 Å thick on test and dummy wafers followed. By depth profiling the concentration of dopant in the second film on the test wafer, the extent of autodoping was established. The doped silicon depositions on the dummy wafers were then “capped” with undoped silicon by turning off the flow of precursor or dopant gases while continuing the flow of silane (SiH4) gas for a brief time. The thickness of the undoped capping layer was determined by the deposition rate and are illustrated in, for example, FIGS. 2 and 3. The actual thicknesses and, therefore, deposition rates were determined by spectroscopic ellipsometry. By repeating this sequence of: (1) depositing a doped silicon layer followed by an undoped silicon capping layer on dummy wafers, and (2) depositing undoped silicon layers on test wafers, the same test wafer can have many sequenced deposition layers and the extent of autodoping in each layer can be determined.
- Referring now to more specifically to FIG. 2, the results of capping phosphorus-doped (n-type) silicon depositions will now be discussed. In this regard, amorphous silicon doped to 1×1020 atoms/cm3 phosphorus was deposited at 550° C. by flowing 500 sccm (standard cubic centimeters) of SiH4 and 32 sccm of 0.5% PH3 diluted in He with 380 sccm of He carrier gas. Pressure in the tube was 400 mTorr and the resulting deposition rate was approximately 19.3 Å/minute. Undoped silicon was deposited at 550° C. by flowing 500 sccm of SiH4 at 400 mTorr, and the resulting deposition rate was approximately 21.7 Å/minute. The resulting SIMS depth profile of 5 sequences of depositions on the test wafer is shown in
graph 200 of FIG. 2. The two large peaks in FIG. 2 correspond to, respectively, the level of autodoping without any undoped silicon capping layer and with only a 100 Å undoped silicon capping layer. However, substantially only background levels of phosphorus are observed when a 200 Å or greater thickness undoped silicon cap is deposited after the doped silicon deposition. Hence, for a 1000 Å phosphorus-doped silicon layer, an undoped silicon capping layer having a thickness of 200 Å or greater is sufficient to reduce the effects of autodoping to a substantially background level. - Referring now to FIG. 3, the results of capping boron-doped (p-type) silicon depositions will now be discussed. In this regard, polycrystalline silicon doped to 1×1020 atoms/cm3 boron was deposited at 550° C. by flowing 500 sccm (standard cubic centimeters) of SiH4 and 100 sccm of 0.5% BCl3 diluted in He with 300 sccm of He carrier gas. Pressure in the quartz tube was 400 mTorr and the resulting deposition rate was approximately 32.1 Å/minute. Undoped silicon was deposited at 550° C. by flowing 500 sccm of SiH4 at 400 mTorr and the resulting deposition rate was approximately 21.7 Å/minute. The resulting SIMS depth profile of the test wafer is shown in
graph 300 of FIG. 3. In FIG. 3, it is evident that a 300 or 400 Å undoped silicon capping layer is sufficient to decrease the effects of autodoping. Hence, for a 1000 Å boron-doped silicon layer, an undoped silicon capping layer having a thickness of 300 Å or greater is sufficient to reduce the effects of autodoping to a substantially background level. - Given the procedures outlined above, it is possible to determine the appropriate undoped silicon capping layer thickness for doped silicon layers having thicknesses of more or less than 1000 Å. For example, undoped silicon capping layer thicknesses of up to 500, 1000, or 5000 Å may be appropriate depending on the concentration and type of dopant present in the doped silicon layers.
- It should also be noted that the undoped silicon capping layers can be advantageously consumed or removed during subsequent processing. For example, the formation of TiSi2 wires to access, for example, a diode semiconductor structure, requires deposition of titanium (Ti) on the doped silicon (Si) films with undoped caps. Subsequent thermal processing of the wafers reacts the Ti with Si, forming low resistivity TiSi2. Each unit of Ti thickness deposited consumes approximately 2 units of Si to form TiSi2. Hence, a process that deposits, for example, 250 Å Ti consumes approximately 500 Å of undoped silicon to form TiSi2. Hence, a 200 Å undoped silicon capping layer on a phosphorus-doped silicon layer or a 300 Å undoped silicon capping layer on a boron-doped silicon layer would be consumed by this process leaving only highly doped silicon in contact with the TiSi2.
- Another process that consumes or removes the undoped silicon capping layer is chemo-mechanical polishing (CMP) that is required after deposition of oxide insulating layers. Oxide layers isolate conductive layers from one another and enable additional depositions to be put down on top of these structures. Since the oxide deposition is ubiquitous, that is, it not only covers the silicon structures but also fills the valleys in between, chemo-mechanical polishing is employed to planarize this bumpy or uneven deposition before subsequent depositions can be placed thereon. Generally, chemo-mechanical polishing removes the oxide on top of the silicon structures (e.g., wires), but does not remove the structures themselves. However, due to the thinness of the oxide layer on top of the silicon structures, it is difficult to stop the chemo-mechanical polishing process at the atomic interface of silicon oxide and silicon interface (i.e., SiO2/Si interface). Nevertheless, it is important that all of the oxide be fully removed from the top of the silicon structures to allow for further device fabrication. Hence, overpolishing is employed where a quantity of silicon of the silicon structure is also removed. The exact quantity of silicon removed by overpolishing depends on, at least partly, the uniformity of the oxide film deposition and the resolving power or accuracy of the chemo-mechanical polishing tool. Typical overpolish ranges include anywhere between approximately 200 and 1500 Å. After chemo-mechanical polishing, the resulting wafer is a planar sheet of alternating silicon wires and insulating oxide (SiO2) portions. Hence, if the overpolish is set for at least 500 Å, the undoped silicon capping layer on either boron or phosphorus-doped silicon films is consumed leaving behind only the desired highly doped silicon film. As described above, this procedure is employed on appropriate silicon layers that have been oxidized and preferably not every silicon layer.
- Numerous electronic devices can be formed according to the present invention including resistors, capacitors, diodes, memory devices, and electro-optical devices. For example, one particular type of electronic device includes three-dimensional memory devices as disclosed in co-pending U.S. patent application Ser. No. 09/560,626 titled “Three-Dimensional Memory Array and Method of Fabrication,” filed Apr. 28, 2000, which is hereby fully incorporated by reference. Another example includes nonvolatile memory devices as disclosed in U.S. Pat. No. 6,034,882 titled “Vertically Stacked Field Programmable Nonvolatile Memory and Method of Fabrication,” issued on Mar. 7, 2000, which is hereby fully incorporated by reference. Still other examples include HBTs (heterojunction bipolar transistors) and TFTs (thin-film transistors), which can be formed by alternating layers of crystalline silicon (Si) with different doping types.
- While the present invention has been illustrated by the description of embodiments thereof, and while the embodiments have been described in considerable detail, it is not the intention of the applicants to restrict or in any way limit the scope of the appended claims to such detail. Additional advantages and modifications will readily appear to those skilled in the art. For example, undoped silicon capping layer thicknesses in excess or 200 or 300 Å can be employed to reduce the effects of autodoping, depending on the thickness of the doped silicon layers. Therefore, the invention, in its broader aspects, is not limited to the specific details, the representative apparatus, and illustrative examples shown and described. Accordingly, departures can be made from such details without departing from the spirit or scope of the applicant's general inventive concept.
Claims (31)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/624,580 US20040018731A1 (en) | 2001-05-17 | 2003-07-21 | Method of preventing autodoping |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/859,282 US6635556B1 (en) | 2001-05-17 | 2001-05-17 | Method of preventing autodoping |
US10/624,580 US20040018731A1 (en) | 2001-05-17 | 2003-07-21 | Method of preventing autodoping |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/859,282 Continuation US6635556B1 (en) | 2001-05-17 | 2001-05-17 | Method of preventing autodoping |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040018731A1 true US20040018731A1 (en) | 2004-01-29 |
Family
ID=28792555
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/859,282 Expired - Fee Related US6635556B1 (en) | 2001-05-17 | 2001-05-17 | Method of preventing autodoping |
US10/624,580 Abandoned US20040018731A1 (en) | 2001-05-17 | 2003-07-21 | Method of preventing autodoping |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/859,282 Expired - Fee Related US6635556B1 (en) | 2001-05-17 | 2001-05-17 | Method of preventing autodoping |
Country Status (1)
Country | Link |
---|---|
US (2) | US6635556B1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6872636B2 (en) * | 2001-03-21 | 2005-03-29 | Hitachi Kokusai Electric Inc. | Method for fabricating a semiconductor device |
US6635556B1 (en) * | 2001-05-17 | 2003-10-21 | Matrix Semiconductor, Inc. | Method of preventing autodoping |
US7067862B2 (en) * | 2002-08-02 | 2006-06-27 | Unity Semiconductor Corporation | Conductive memory device with conductive oxide electrodes |
US20050226067A1 (en) * | 2002-12-19 | 2005-10-13 | Matrix Semiconductor, Inc. | Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor material |
US8637366B2 (en) * | 2002-12-19 | 2014-01-28 | Sandisk 3D Llc | Nonvolatile memory cell without a dielectric antifuse having high- and low-impedance states |
JP2006511965A (en) | 2002-12-19 | 2006-04-06 | マトリックス セミコンダクター インコーポレイテッド | Improved method for fabricating high density non-volatile memory |
US7285464B2 (en) * | 2002-12-19 | 2007-10-23 | Sandisk 3D Llc | Nonvolatile memory cell comprising a reduced height vertical diode |
US6815077B1 (en) | 2003-05-20 | 2004-11-09 | Matrix Semiconductor, Inc. | Low temperature, low-resistivity heavily doped p-type polysilicon deposition |
US7040965B2 (en) * | 2003-09-18 | 2006-05-09 | Micron Technology, Inc. | Methods for removing doped silicon material from microfeature workpieces |
US7307268B2 (en) | 2005-01-19 | 2007-12-11 | Sandisk Corporation | Structure and method for biasing phase change memory array for reliable writing |
KR101176900B1 (en) * | 2010-09-06 | 2012-08-30 | 주식회사 유진테크 | Method for manufacturing of semiconductor device |
US8785303B2 (en) | 2012-06-01 | 2014-07-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for depositing amorphous silicon |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5837582A (en) * | 1998-05-22 | 1998-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method to increase capacitance of a DRAM cell |
US5940733A (en) * | 1995-05-03 | 1999-08-17 | Applied Materials, Inc. | Method of making polysilicon/tungsten silicide multilayer composite on an integrated circuit structure |
US5950109A (en) * | 1996-10-24 | 1999-09-07 | Samsung Electronics Co., Ltd. | Methods of depositing films on semiconductor wafers using partial deposition and reloading techniques |
US6051503A (en) * | 1996-08-01 | 2000-04-18 | Surface Technology Systems Limited | Method of surface treatment of semiconductor substrates |
US6187628B1 (en) * | 1995-08-23 | 2001-02-13 | Micron Technology, Inc. | Semiconductor processing method of forming hemispherical grain polysilicon and a substrate having a hemispherical grain polysilicon layer |
US6306703B1 (en) * | 1997-04-25 | 2001-10-23 | Micron Technology, Inc. | Memory array having a digit line buried in an isolation region and method for forming same |
US6384466B1 (en) * | 1998-08-27 | 2002-05-07 | Micron Technology, Inc. | Multi-layer dielectric and method of forming same |
US6613626B1 (en) * | 2000-06-27 | 2003-09-02 | Sharp Laboratories Of America, Inc. | Method of forming CMOS transistor having a deep sub-micron mid-gap metal gate |
US6635556B1 (en) * | 2001-05-17 | 2003-10-21 | Matrix Semiconductor, Inc. | Method of preventing autodoping |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3716422A (en) * | 1970-03-30 | 1973-02-13 | Ibm | Method of growing an epitaxial layer by controlling autodoping |
US3775197A (en) * | 1972-01-05 | 1973-11-27 | A Sahagun | Method to produce high concentrations of dopant in silicon |
JPS60222831A (en) | 1984-04-20 | 1985-11-07 | Nippon Kogaku Kk <Nikon> | In-view display device of albada type camera finder |
US4662956A (en) | 1985-04-01 | 1987-05-05 | Motorola, Inc. | Method for prevention of autodoping of epitaxial layers |
US5607511A (en) | 1992-02-21 | 1997-03-04 | International Business Machines Corporation | Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers |
JPH01161826A (en) * | 1987-12-18 | 1989-06-26 | Toshiba Corp | Vapor phase epitaxial growth method |
KR920010062B1 (en) * | 1989-04-03 | 1992-11-13 | 현대전자산업 주식회사 | Silicide forming method of semiconductor device |
TW289839B (en) | 1993-02-09 | 1996-11-01 | Gen Instrument Corp | |
US5324685A (en) | 1993-02-09 | 1994-06-28 | Reinhold Hirtz | Method for fabricating a multilayer epitaxial structure |
US6273955B1 (en) | 1995-08-28 | 2001-08-14 | Canon Kabushiki Kaisha | Film forming apparatus |
JP2701803B2 (en) * | 1995-08-28 | 1998-01-21 | 日本電気株式会社 | Method for manufacturing semiconductor device |
DE69632175T2 (en) * | 1995-08-31 | 2004-09-02 | Texas Instruments Inc., Dallas | Manufacturing process of an epitaxial layer with minimal self-doping |
US5661064A (en) * | 1995-11-13 | 1997-08-26 | Micron Technology, Inc. | Method of forming a capacitor having container members |
US5637523A (en) * | 1995-11-20 | 1997-06-10 | Micron Technology, Inc. | Method of forming a capacitor and a capacitor construction |
US6069053A (en) * | 1997-02-28 | 2000-05-30 | Micron Technology, Inc. | Formation of conductive rugged silicon |
US5877072A (en) * | 1997-03-31 | 1999-03-02 | Intel Corporation | Process for forming doped regions from solid phase diffusion source |
US6255159B1 (en) * | 1997-07-14 | 2001-07-03 | Micron Technology, Inc. | Method to form hemispherical grained polysilicon |
EP0949688A1 (en) | 1998-03-31 | 1999-10-13 | Phototronics Solartechnik GmbH | Thin film solar cell, method of manufacturing the same, and apparatus for carrying out the method of manufacturing |
US6033950A (en) * | 1998-04-10 | 2000-03-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dual layer poly deposition to prevent auto-doping in mixed-mode product fabrication |
US6096626A (en) * | 1998-09-03 | 2000-08-01 | Micron Technology, Inc. | Semiconductor structures and semiconductor processing methods of forming silicon layers |
GB2344215B (en) * | 1998-11-26 | 2003-10-08 | Siemens Plc | Method of forming a buried plate |
US6214705B1 (en) * | 1998-12-15 | 2001-04-10 | United Microelectronics Corp. | Method for fabricating a gate eletrode |
US6429124B1 (en) * | 1999-04-14 | 2002-08-06 | Micron Technology, Inc. | Local interconnect structures for integrated circuits and methods for making the same |
-
2001
- 2001-05-17 US US09/859,282 patent/US6635556B1/en not_active Expired - Fee Related
-
2003
- 2003-07-21 US US10/624,580 patent/US20040018731A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5940733A (en) * | 1995-05-03 | 1999-08-17 | Applied Materials, Inc. | Method of making polysilicon/tungsten silicide multilayer composite on an integrated circuit structure |
US6187628B1 (en) * | 1995-08-23 | 2001-02-13 | Micron Technology, Inc. | Semiconductor processing method of forming hemispherical grain polysilicon and a substrate having a hemispherical grain polysilicon layer |
US6051503A (en) * | 1996-08-01 | 2000-04-18 | Surface Technology Systems Limited | Method of surface treatment of semiconductor substrates |
US5950109A (en) * | 1996-10-24 | 1999-09-07 | Samsung Electronics Co., Ltd. | Methods of depositing films on semiconductor wafers using partial deposition and reloading techniques |
US6306703B1 (en) * | 1997-04-25 | 2001-10-23 | Micron Technology, Inc. | Memory array having a digit line buried in an isolation region and method for forming same |
US5837582A (en) * | 1998-05-22 | 1998-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method to increase capacitance of a DRAM cell |
US6384466B1 (en) * | 1998-08-27 | 2002-05-07 | Micron Technology, Inc. | Multi-layer dielectric and method of forming same |
US6613626B1 (en) * | 2000-06-27 | 2003-09-02 | Sharp Laboratories Of America, Inc. | Method of forming CMOS transistor having a deep sub-micron mid-gap metal gate |
US6635556B1 (en) * | 2001-05-17 | 2003-10-21 | Matrix Semiconductor, Inc. | Method of preventing autodoping |
Also Published As
Publication number | Publication date |
---|---|
US6635556B1 (en) | 2003-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6521508B1 (en) | Method of manufacturing a contact plug in a semiconductor device using selective epitaxial growth of silicon process | |
US6218293B1 (en) | Batch processing for semiconductor wafers to form aluminum nitride and titanium aluminum nitride | |
US7473655B2 (en) | Method for silicon based dielectric chemical vapor deposition | |
US7524769B2 (en) | Method and system for removing an oxide from a substrate | |
US6770144B2 (en) | Multideposition SACVD reactor | |
US6635556B1 (en) | Method of preventing autodoping | |
US10861722B2 (en) | Integrated semiconductor processing | |
KR20180117714A (en) | Methods for gap filling in high aspect ratio structures | |
US6319783B1 (en) | Process to fabricate a novel source-drain extension | |
US6562713B1 (en) | Method of protecting semiconductor areas while exposing a gate | |
US20070287244A1 (en) | ALTERNATIVE INTEGRATION SCHEME FOR CMOS S/D SiGe PROCESS | |
US6127261A (en) | Method of fabricating an integrated circuit including a tri-layer pre-metal interlayer dielectric compatible with advanced CMOS technologies | |
US11075276B2 (en) | Methods and apparatus for n-type metal oxide semiconductor (NMOS) metal gate materials using atomic layer deposition (ALD) processes with metal based precursors | |
US6235654B1 (en) | Process for forming PECVD nitride with a very low deposition rate | |
US7651910B2 (en) | Methods of forming programmable memory devices | |
US6566183B1 (en) | Method of making a transistor, in particular spacers of the transistor | |
US6686232B1 (en) | Ultra low deposition rate PECVD silicon nitride | |
US11170990B2 (en) | Polysilicon liners | |
US20040121609A1 (en) | Method for forming silicon epitaxial layer | |
US20020081752A1 (en) | Method for fabricating a capacitor in a semiconductor device | |
TWI831926B (en) | Polysilicon liners | |
US20080150028A1 (en) | Zero interface polysilicon to polysilicon gate for semiconductor device | |
US6660621B1 (en) | Method of forming ultra-shallow junctions in a semiconductor wafer with silicon layer deposited from a gas precursor to reduce silicon consumption during salicidation | |
KR950002173B1 (en) | Polisilicon deposition method of semiconductor device | |
US7863175B2 (en) | Zero interface polysilicon to polysilicon gate for flash memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANDISK 3D LLC,CALIFORNIA Free format text: MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:017544/0769 Effective date: 20051020 Owner name: SANDISK 3D LLC, CALIFORNIA Free format text: MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:017544/0769 Effective date: 20051020 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SANDISK 3D LLC, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686 Effective date: 20051020 Owner name: SANDISK 3D LLC,CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686 Effective date: 20051020 Owner name: SANDISK 3D LLC, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:MATRIX SEMICONDUCTOR, INC.;REEL/FRAME:018950/0686 Effective date: 20051020 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK 3D LLC.;REEL/FRAME:038300/0665 Effective date: 20160324 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANDISK 3D LLC;REEL/FRAME:038520/0552 Effective date: 20160324 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038807/0980 Effective date: 20160516 |