US20040012938A1 - Interconnect module with reduced power distribution impedance - Google Patents
Interconnect module with reduced power distribution impedance Download PDFInfo
- Publication number
- US20040012938A1 US20040012938A1 US10/199,926 US19992602A US2004012938A1 US 20040012938 A1 US20040012938 A1 US 20040012938A1 US 19992602 A US19992602 A US 19992602A US 2004012938 A1 US2004012938 A1 US 2004012938A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- layer
- interconnect module
- dielectric
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8121—Applying energy for connecting using a reflow oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01084—Polonium [Po]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/113—Via provided in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0112—Absorbing light, e.g. dielectric layer with carbon filler for laser processing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0203—Fillers and particles
- H05K2201/0206—Materials
- H05K2201/0209—Inorganic, non-metallic particles
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/04—Assemblies of printed circuits
- H05K2201/049—PCB for one component, e.g. for mounting onto mother PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/09309—Core having two or more power planes; Capacitive laminate of two power planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/0959—Plated through-holes or plated blind vias filled with insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09672—Superposed layout, i.e. in different planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09718—Clearance holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
- H05K2203/1377—Protective layers
- H05K2203/1383—Temporary protective insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
- H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the invention relates to interconnect modules for use with integrated circuit chips.
- Multi-layered interconnect modules are widely used in the semiconductor industry to mechanically support integrated circuit chips and electrically attach the chips to printed wiring boards.
- Interconnect modules can be configured to support a single chip or multiple chips, and are typically identified by the designation SCM (single chip module) or MCM (multi-chip module).
- An interconnect module provides interconnections that serve to electrically couple an integrated circuit chip to signal lines, power lines, and other components carried by a printed wiring board.
- the interconnect module provides interconnections that redistribute the densely packed inputs and outputs (I/Os) of the chip to corresponding I/Os on the printed wiring board.
- an interconnect module typically serves to mechanically couple a chip to a printed wiring board, and may perform other functions such as heat dissipation and environmental protection.
- some chips include internal capacitor structures formed within the die.
- an “on-chip” capacitor can be fabricated during device manufacture, and provides low inductance paths between the capacitor, the power and ground lines, and the logic and buffer circuitry.
- on-chip capacitors significantly increase the cost of integrated circuit chips by increasing die size and decreasing yield.
- the amount of on-chip capacitance that can be added to the die is typically limited by space constraints and the dielectric constant, which must be limited in order to avoid adversely affecting signal propagation characteristics of adjacent traces.
- the interconnection between the on-chip capacitor and a driver or receiver is usually a relatively high resistance path due to the use of high resistivity metal, e.g., aluminum. Consequently, the utility of internal capacitors is limited.
- the invention is directed to interconnect modules that incorporate a thin, high dielectric constant capacitor structure to provide reduced impedance power and ground distribution, as well as processes for manufacturing such interconnect modules.
- An interconnect module constructed in accordance with the invention is capable of reliably attaching an integrated circuit chip to a printed wiring board (PWB) via solder ball connections, while providing reduced power distribution impedance of less than or equal to approximately 0.60 ohms at high operating frequencies, including frequencies in excess of 1.0 gigahertz. In this manner, the interconnect module is effective in limiting simultaneous switching output (SSO) noise, core sag, and other forms of signal degradation at very high frequencies.
- SSO simultaneous switching output
- An interconnect module in accordance with the invention, may incorporate a series of alternating dielectric and conductive layers that are laminated together to form a unitary structure.
- the laminated interconnect structure may incorporate a number of vias and patterned signal layers that provide conductive interconnection paths between the chip, the printed wiring board, and various layers within the interconnect module.
- the interconnect module includes chip attach and board attach surfaces that define contact pads for attachment to corresponding pads on the chip and board, respectively, via solder balls.
- the various layers are selected to present coefficients of thermal expansion (CTE) that promote reliable interconnections with the chip and the PWB.
- CTE coefficients of thermal expansion
- the interconnect structure achieves reduced power distribution impedance by the incorporation of one or more thin, high capacitance plane laminates that form embedded capacitors.
- Each embedded capacitor can be formed by an extremely thin laminate with a high dielectric constant material sandwiched between two conductive foils.
- the reduced thickness and high dielectric constant produce increased capacitance and reduced power and ground distribution impedance.
- the number of intervening layers between the chip attach surface and the capacitor, and hence the interconnect module thickness also can be limited to reduce series inductance and further reduce power distribution impedance.
- the embedded capacitor may form a core of the interconnect module.
- one or more embedded capacitors may be built around a core.
- the power and ground planes can be appropriately patterned either before or after the planes are incorporated in the interconnect module to accommodate vias and support controlled impedance.
- the embedded capacitor structure may take the form of a high dielectric constant material that is coated onto a pair of conductive foils, laminated, and patterned before incorporation in the interconnect module. In this case, the capacitor structure also may be pre-drilled to form clearance holes for vias in the interconnect module.
- the invention is directed to an interconnect module comprising a chip attach surface, a board attach surface, and a capacitor structure.
- the chip attach surface defines first contact pads for attachment of an integrated circuit chip to the interconnect module.
- the board attach surface defines second contact pads for attachment of the interconnect module to a printed wiring board.
- the capacitor structure has a first conductive layer, a second conductive layer, and a dielectric layer formed between the first and second conductive layers.
- Conductive paths, formed in the interconnect module interconnect some of the first contact pads to either the first or second conductive layer.
- the first contact pads, the conductive paths, and the capacitor structure may produce a combined impedance of less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz.
- the invention is directed to a method for forming an interconnect module comprising providing a laminated capacitor structure, forming a chip attach surface, forming a board attach surface, and laminating the capacitor structure, chip attach surface, and board attach surface to form the interconnect module.
- the capacitor structure includes a first conductive layer, a second conductive layer, and a dielectric layer formed between the first and second conductive layers.
- the chip attach surface defines first contact pads for attachment of an integrated circuit chip to the interconnect module on a first side of the capacitor structure.
- the board attach surface defines second contact pads for attachment of the interconnect module to a printed wiring board on second side of the capacitor structure.
- the method further includes forming conductive paths that interconnect some of the first contact pads to either the first or second conductive layer.
- the first contact pads, the conductive paths, and the capacitor structure produce a combined impedance of less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz.
- the invention provides an interconnect module comprising a laminated substrate having alternating conductive and organic dielectric layers.
- the laminated substrate includes at least a first conductive layer, a first organic dielectric layer positioned adjacent the first conductive layer, a second conductive layer, and a second organic dielectric layer positioned adjacent the second conductive layer.
- the first conductive layer defines a chip attach layer and the second conductive layer defines a board attach layer.
- a laminated capacitor structure is formed between the first and second dielectric layers and has a thickness of less than or equal to approximately 42 microns and a dielectric constant of greater than or equal to approximately 12.
- the thicknesses of each of the first and second conductive layers is approximately 12 microns, and the thickness of the dielectric layers is approximately 8 microns.
- a distance between an outer surface of the capacitor structure and an inner surface of the first conductive layer is less than or equal to approximately 100 microns.
- the invention provides an interconnect module comprising a laminated capacitor structure, alternating conductive and dielectric layers laminated about opposite sides of the capacitor structure, and one or more vias extending through some or all of the conductive and dielectric layers, wherein the vias are plated or filled with a conductive material to define conductive paths between the laminated capacitor structure and outer conductive layers of the interconnect module, and wherein the contact pads, the conductive paths, and the capacitor structure produce a combined power and ground distribution impedance of less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz.
- the interconnect module is capable of providing a number of advantages.
- the interconnect module can be made with an extremely thin capacitor structure having a very high dielectric constant. Consequently, the interconnect module is capable of providing reduced power distribution impedance at higher frequencies, thereby improving performance.
- an interconnect module in accordance with the invention permits faster switching time for external busses, thus increasing system bandwidth.
- a laminated capacitor structure which may take the form of a dielectric coating formed between two copper foils.
- the conductive layers do not need to be plated, promoting ease of manufacturability.
- the laminated capacitor structure can be pre-constructed, patterned and pre-drilled before it is combined with the other layers, facilitating construction of the interconnect module and permitting the structure to be pre-tested for proper operation.
- the laminated capacitor structure can be pre-tested for acceptable electrical operation in advance of its use in an interconnect module.
- conductive means electrically conductive
- FIG. 1 is a cross-sectional side view illustrating an electronic package incorporating an interconnect module that attaches an integrated circuit chip to a printed wiring board.
- FIG. 2 is a cross-sectional side view illustrating a capacitor structure for use in an interconnect module.
- FIG. 3 is a perspective view illustrating the capacitor structure of FIG. 2.
- FIG. 4 is a cross-sectional side view illustrating a first embodiment of the interconnect module.
- FIG. 5 is a cross-sectional side view illustrating a second embodiment of the interconnect module.
- FIG. 6 is a cross-sectional side view illustrating a third embodiment of the interconnect module.
- FIG. 7 is a cross-sectional side view illustrating a fourth embodiment of the interconnect module.
- FIG. 1 is a cross-sectional side view illustrating an electronic package 10 that incorporates an interconnect module 12 .
- interconnect module 12 exhibits low impedance power distribution characteristics that are especially useful for high frequency switching applications.
- interconnect module 12 is capable of providing a power distribution impedance of less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz.
- interconnect module 12 incorporates an embedded capacitor structure that is extremely thin and makes use of very high dielectric constant material.
- interconnect module 12 serves as an intermediate component that attaches an integrated circuit chip 14 to a printed wiring board (PWB) 16 .
- PWB printed wiring board
- interconnect module 12 includes an alternating stack of conductive and dielectric layers that are laminated together to form a unitary structure. Vias formed in interconnect module 12 provide conductive paths that serve to route I/O's from chip 14 to corresponding I/O's on PWB 16 , and distribute power and ground potentials between the PWB and the chip.
- Chip 14 may be electrically and mechanically coupled to interconnect module 12 via an array of solder ball connections 18 .
- the solder ball connections 18 are electrically coupled to contact pads on a lower surface of chip 14 and an upper surface of interconnect module 12 .
- solder ball connections 18 are heated to undergo solder reflow and form electrically conductive bonds between opposing contact pads.
- An underfill adhesive 20 can be added to fill the voids between solder balls 18 and thereby reinforce the mechanical bond between interconnect module 12 and chip 14 .
- the underfill adhesive 20 can be formed from an epoxy resin that solidifies when cured, thus reducing movement of chip 14 with respect to interconnect module 12 . Consequently, the electrical connections formed by solder balls 18 are less likely to fail during use.
- Interconnect module 12 is attached to PWB 16 with a similar arrangement.
- solder ball connections 22 serve to electrically and mechanically couple contact pads on interconnect module 12 to corresponding contact pads on PWB 16 .
- the contact pads on PWB 16 may be electrically coupled to conductive traces or vias formed in various layers of the PWB.
- an underfill adhesive 24 can be added to reinforce the mechanical bond between interconnect module 12 and PWB 16 , if desired.
- interconnect module 12 preferably has a coefficient of thermal expansion (CTE) that approximates the CTE of PWB 16 . In this manner, interconnect module 12 is capable of reliably attaching integrated circuit chip 14 to PWB 16 .
- CTE coefficient of thermal expansion
- interconnect module 12 makes use of an internal capacitor structure to achieve reduced power distribution impedance of less than or equal to approximately 0.60 ohms at high operating frequencies, including frequencies in excess of 1.0 gigahertz. In this manner, the interconnect module is effective in limiting simultaneous switching output (SSO) noise, core sag, and other forms of signal degradation at very high frequencies.
- SSO simultaneous switching output
- FIG. 2 is a cross-sectional side view illustrating a capacitor structure 26 for use in interconnect module 12 .
- Capacitor structure 26 may include first conductive layer 28 , second conductive layer 30 , and a dielectric layer 32 .
- Dielectric layer 32 may be formed by a single dielectric layer or first and second dielectric sublayers 34 , 36 , as shown in FIG. 2.
- dielectric layer may be formed by coating a dielectric material to at least one of first and second conductive layers 28 , 30 , and then applying heat and pressure to laminate capacitor structure 26 and cure the dielectric layer.
- a dielectric layer 34 , 36 can be coated to each of conductive layers 28 , 30 , respectively.
- First and second conductive layers 28 , 30 can be formed by copper foils, and serve as power and ground planes.
- Dielectric layer 32 may take the form of an epoxy resin loaded with high dielectric constant particles.
- the dielectric particles may be selected, for example, from the group consisting of barium titanate, barium strontium titanate, titanium oxide, and lead zirconium titanate.
- the loaded epoxy resin can be coated onto one or both of conductive layers 28 , 30 , e.g., by roll coating, and dried.
- Conductive layers 28 , 30 may each have a thickness ranging from approximately 10 to 80 microns and, more preferably, 10 to 40 microns. In one embodiment, each conductive layer 28 , 30 is approximately 18 microns in thickness.
- the dielectric material can be coated onto both foils. After the coating dries, the coated sides of the foils can be joined together, and the resultant structure can be laminated using heat and pressure to cure the dielectric material.
- Capacitor structure 26 preferably is extremely thin and exhibits an extremely high dielectric constant.
- the dielectric material in dielectric layer 32 preferably is formulated such that, upon curing, it has a total dry thickness of less than or equal to approximately 8 microns and, more preferably, approximately 1 to 4 microns.
- the dielectric material has a high dielectric constant of greater than or equal to approximately 12 and, more preferably, approximately 12 to 150.
- the resulting laminated capacitor structure 26 comprises two foil layers, each having a thickness in the range of approximately 10 to 40 microns and a dielectric constant in the range of 12 to 150, and has a capacitance in the range of approximately 1.4 to 132 nanofarads per cm 2 and contributes to a significantly reduced power distribution impedance for chip 14 .
- the first contact pads, the conductive paths, and the first or second conductive layer produce a combined impedance that is less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz. In this manner, the incorporation of capacitor structure 26 promotes faster switching frequencies within chip 14 .
- Laminated capacitor structures suitable for use in interconnect module 12 are described in copending and commonly assigned U.S. patent application Ser. No. 09/241,817, entitled PASSIVE ELECTRICAL ARTICLE, CIRCUIT ARTICLES THEREOF, AND CIRCUIT ARTICLES COMPRISING A PASSIVE ELECTRICAL ARTICLE, filed Feb. 1, 1999, and copending and commonly assigned U.S. patent application Ser. No. 09/902,302, entitled CAPACITOR HAVING EPOXY DIELECTRIC LAYER CURED WITH AMINOPHENYLFLUORENES, filed Jul.
- FIG. 3 is a perspective view illustrating capacitor structure 26 of FIG. 2.
- capacitor structure 26 can be made flexible, facilitating storage as a web on a roll prior to use in interconnect module 12 .
- capacitor structure 26 can be cut to size and pre-patterned or pre-drilled according to the design of the interconnect module. In particular, vias, traces, and other conductive paths can be formed in capacitor structure 26 before interconnect module 12 is fully assembled. Capacitor structure 26 can then be laminated with other layers within interconnect module 12 to form a package that attaches on one side to chip 14 and on the other side to PWB 16 .
- Capacitor structure 26 can be used in a variety of different interconnect modules.
- some interconnect modules may incorporate two or more capacitor structures 26 .
- FIGS. 4 - 7 present a number of examples that illustrate this variety, but are not to be considered limiting of the invention as broadly embodied and claimed herein.
- capacitor structure 26 can be used as a core for an interconnect module, with additional dielectric and conductive layers being built about the core.
- two capacitor structures 26 may be built about a metal or dielectric core, along with intervening dielectric and conductive layers. In each case, capacitor structure 26 contributes to a reduced power distribution impedance and promotes faster switching frequencies.
- FIG. 4 is a cross-sectional side view illustrating a first interconnect module 36 .
- Interconnect module 36 has a chip attach surface 39 and a board attach surface 41 .
- interconnect module 36 includes capacitor structure 26 having first conductive layer 28 , second conductive layer 30 , and first dielectric layer 32 .
- capacitor structure 26 is formed in combination with second and third dielectric layers 40 , 42 and third and fourth conductive layers 46 , 48 .
- the conductive and dielectric layers shown in FIG. 4 are disposed symmetrically about capacitor structure 26 . That is, each dielectric or conductive layer formed on one side of capacitor structure 26 has a corresponding layer of the same material formed on the opposite side of the capacitor structure.
- a first via 44 extends through dielectric layers 40 , 42 from chip attach surface 39 to board attach surface 41 .
- a second via 45 extends through dielectric layer 40 from chip attach surface 39 , and terminates at first conductive layer 28 of capacitor structure 26 .
- a third via 47 extends through dielectric layer 42 from board attach surface 41 , and terminates at second conductive layer 30 .
- Each via 44 , 45 , 47 is plated with conductive material using any of the deposition techniques that are well known in the microelectronic fabrication art. Alternatively, each via 44 , 45 , 47 is filled with an electrically conductive material to define a conductive path.
- Capacitor structure 32 may be pre-drilled to provide a clearance hole for via 44 .
- Vias 44 , 45 can be plated with a conductive material at the surface of chip attach surface 39 .
- via 47 can be plated with a conductive material at the surface of board attach surface 41 .
- Solder masks 50 , 52 can be applied to chip attach surface 39 and board attach surface 41 , respectively, to cover vias 44 , 45 , 47 .
- Each solder mask 50 , 52 exposes a contact pad adjacent each via 44 , 45 , 47 .
- solder mask 50 exposes contact pads 54 , 55
- solder mask 52 exposes contact pads 56 , 57 .
- Solder balls associated with the chip can be aligned over contact pads, 54 , 55 , heated, and reflowed to form an electrical and mechanical bond with the contact pads.
- solder balls associated with the board can be aligned over contact pads, 56 , 57 , heated, and reflowed to form a electrical and mechanical bond with the contact pads.
- capacitor structure 26 forms a core for interconnect module 36 , with first and second conductive layers 28 , 30 forming power and ground planes.
- Second dielectric layer 40 is formed between first conductive layer 28 and chip attach surface 39
- third conductive layer 46 is formed between second dielectric layer 40 and the chip attach surface.
- third conductive layer 46 can be patterned to form contact pads 54 , 55 .
- third dielectric layer 42 is formed between second conductive layer 30 and the board attach surface 41
- fourth conductive layer 48 is formed between third dielectric layer 42 and the board attach surface.
- the fourth conductive layer 48 can be patterned to form contact pads 56 , 57 .
- Third and fourth dielectric layers 40 , 42 may be formed from laminates of high-temperature organic dielectric substrate materials, such as polyimides and polyimide laminates, epoxy resins, liquid crystal polymers, organic materials, or dielectric materials comprised at least in part of polytetrafluoroethylene, with or without a filler.
- dielectric layers 40 , 42 are made of an organic material such as polytetrafluoroethylene (PTFE), and more particularly, an expanded PTFE or “ePTFE” which is impregnated with cyanate ester and epoxy.
- the PTFE material may be, in particular, an expanded polytetrafluoroethylene matrix containing a mixed cyanate ester-epoxy adhesive and inorganic filler.
- Conductive layers 46 , 48 may be formed from a conductive material, such as copper. Other well-known conductive materials can also be used such as aluminum, gold, or silver. In this example, conductive layers 46 , 48 may each have a thickness in the range of approximately 5 to 14 microns. In one example, the thickness of each conductive layer 46 , 48 is approximately 12 microns. Dielectric layers 40 , 42 may each have a thickness in the range of approximately 20 to 70 microns. In one example, the thickness of each dielectric 40 , 42 layer is approximately 36 microns. Thus, the distance between an outer surface of first conductive layer 28 and an inner surface of contact pad 55 is less than 100 microns and, in the example of FIG. 4, less than or equal to approximately 36 microns.
- the various layers of interconnect module 36 can be stacked together and laminated using heat and pressure. For example, all of the layers can be simultaneously laminated with another in a stack. Alternatively, the layers can be built upon capacitor structure 26 one at a time, and incrementally built with one or two additional layers added in each lamination step. During lamination, dielectric layers 40 , 42 melt and flow into the clearance holes defined by capacitor structure 26 for via 44 .
- Via 44 forms a conductive path that interconnects contact pads 54 , 56 on chip attach surface 39 and board attach surface 41 . In this manner, via 44 is capable of interconnecting I/O's or other terminals associated with the chip to terminals on the PWB.
- Via 45 interconnects contact pad 55 with first conductive layer 28 of capacitor structure 26 , which may form a power plane.
- via 47 interconnects contact pad 57 with second conductive layer 30 , which may form a ground plane.
- first and second conductive layers 28 , 30 may form a ground plane and power plane, respectively.
- Interconnect module 36 may include multiple vias similar to vias 44 , 45 , 47 .
- Via 44 serves to interconnect contact pads on chip attach surface 39 and board attach surface 41 , e.g., for I/O interconnection.
- Vias 45 , 47 serve to distribute ground and power potentials from the board to the chip.
- interconnect module 36 may include additional vias that interconnect contact pads on board attach surface 41 with first conductive layer 28 , e.g., to distribute a power or ground potential to the conductive layer from the PWB.
- additional vias may interconnect second conductive layer to contact pads on chip attach surface 39 to distribute ground or power potentials to the chip.
- Vias 44 , 45 , 57 can be formed following lamination of interconnect module 36 .
- via 44 can be formed by drilling or laser ablation processes as described, for example, in U.S. Pat. No. 6,021,564, the entire content of which is incorporated herein by reference.
- solder masks 50 , 52 are added to interconnect module 36 to cover vias 44 , 45 , 47 .
- Solder masks 50 , 52 are then patterned to define contact pads 54 , 55 , 56 , 57 for receipt of solder balls from a chip and PWB, respectively.
- interconnect module 36 may accept a “flip-chip” integrated circuit.
- Flip-chip mounting entails placing solder balls on a die or chip, flipping the chip over, aligning the chip with the contact pads on a substrate, such as interconnect module 36 , and reflowing the solder balls in a furnace to establish bonding between the chip and the substrate.
- the contact pads are distributed over the entire chip surface rather than being confined to the periphery as in wire bonding and tape-automated bonding (TAB) techniques.
- TAB tape-automated bonding
- Capacitor structure 26 significantly reduces the power distribution impedance within interconnect module 36 .
- first conductive layer 28 is a power plane and contact pad 55 is coupled to a solder ball that contacts the power input of a chip mounted on chip attach surface 36
- the power distribution impedance observed by the chip is the combined impedance of contact pad 55 , conductive via 45 , and first conductive layer 28 .
- the power distribution impedance includes not only capacitive, but inductive, components, and is dependent on frequency of operation. A technique for calculation of power distribution impedance is set forth later in this description.
- FIG. 5 is a cross-sectional side view illustrating a second interconnect module 58 with a chip attach surface 59 and a board attach surface 61 .
- interconnect module 58 includes a central capacitor structure 26 with first and second conductive layers 28 , 30 and a first dielectric layer 32 .
- interconnect module 58 includes second and third dielectric layers 60 , 62 on opposite sides of central capacitor structure 26 .
- a third conductive layer 64 is formed between second dielectric layer 60 and chip attach surface 59 .
- a fourth conductive layer 66 is formed between third dielectric layer 62 and board attach surface 61 .
- First and second conductive layers 28 , 30 may form power and ground planes, whereas third and fourth conductive layers 64 , 66 may be patterned to form signal layers.
- a fourth dielectric layer 68 is formed between third conductive layer 64 and chip attach surface 59
- a fifth dielectric layer 70 is formed between fourth conductive layer 66 and board attach surface 61
- conductive layers 71 , 72 can be formed on die attach surface 59 and board attach surface 61 , respectively, and patterned to define preformed apertures for the formation of vias.
- the laser used to form the vias is applied to ablate only the dielectric material.
- Conductive layers 64 , 66 , 71 , 72 all may be formed from copper with a thickness in the range of approximately 5 to 14 microns and, more preferably, 12 microns.
- Each of dielectric layers 60 , 62 , 68 , 70 may have a thickness in the range of approximately 20 to 70 microns and, more preferably, 36 microns.
- the distance between an outer surface of first conductive layer 28 and an inner surface of contact pad 71 is less than 100 microns and, more preferably, less than or equal to approximately 88 microns.
- the various layers can be laminated together or sequentially. After conductive layers 64 , 66 are laminated to dielectric layers 60 , 62 , respectively, they can be patterned to define signal traces. Similarly, conductive layers 71 , 72 can be patterned upon lamination to dielectric layers 68 , 70 , respectively.
- the conductive layers are “balanced” to promote structural uniformity and resist deformation due to thermal stresses.
- conductive layers symmetrically positioned on opposite sides of capacitor structure 26 may be reciprocally constructed so that each has the same type of metal foil laminated or plated thereon and etched into a pattern across it; the metal concentration in each layer is approximately equal. In this manner, the CTE of one layer and a CTE of the other layer are substantially equal, thereby balancing one another and minimizing warp of the interconnect module under thermal stress.
- interconnect module 58 includes a number of conductive vias, such as buried via 86 , which extend through dielectric layers 60 , 62 and contact electrodes 82 , 84 at signal layers 64 , 66 . Electrodes 82 , 84 , in turn, contact blind vias 78 , 80 at chip attach surface 59 and board attach surface 61 .
- blind vias are formed through only one dielectric layer and are used for routing connections between two adjacent conductive layers.
- blind vias can be formed that extend through a plurality of laminated substrate layers in order to connect multi-conductive layers. The conductive layers can be patterned, and any necessary blind vias to connect adjacent conductive layers formed, before the remaining layers are bonded to the overall structure.
- a blind via may have an entrance aperture of less than approximately 75 microns in diameter.
- the range of aspect ratios for the blind vias may be in the range of 1:1 to 5:1, inclusive.
- a blind via may be formed having a via entrance width of 50 microns and extending through a dielectric layer having a thickness of 50 microns.
- interconnect module 58 also includes a number of conductive buried vias 81 , 87 that contact either first conductive plane 28 or second conductive plane 30 .
- Via 81 contacts an electrode 79 at signal layer 66 that, in turn, contacts a blind via 77 formed at chip attach surface 59 .
- Via 87 contacts an electrode 85 at signal layer 64 , which contacts a blind via 83 at board attach surface 61 .
- Each buried via may have an aspect ratio of between approximately 3:1 and 25:1.
- Blind vias 78 , 77 receive solder balls from a chip attached to interconnect module 58 .
- the solder balls are heated and reflowed to form conductive bonds with vias 78 , 77 , thereby interconnecting I/O's on the chip with I/O's on the interconnect module 58 .
- blind vias 80 , 83 receive solder balls to provide electrical and mechanical connection of the interconnect module to the board.
- the solder balls are heated and reflowed to form conductive bonds with vias 80 , 83 , thereby interconnecting I/O's on the interconnect module with I/O's on the board.
- the blind and buried vias present a low inductance signal path, further reducing impedance in interconnect module 58 .
- via 78 contacts conductive layer 64 , which proceeds laterally to contact buried via 86 .
- Buried via contacts conductive layer 66 , which proceeds laterally to contact via 80 .
- portions of the conductive layers are routed along parallel but vertically spaced paths, with the current or signal flowing in opposite directions.
- capacitor structure 26 is extremely thin and, at the same time, presents a high dielectric constant. As a result, capacitor structure 26 reduces power distribution impedance within interconnect module 58 . When combined with the low inductance paths defined by blind and buried vias, capacitor structure 26 yields an interconnect module capable of operating at high frequencies above 1.0 gigahertz with a power distribution impedance of less than or equal to about 0.60 ohms.
- FIG. 6 is a cross-sectional side view illustrating a third interconnect module 88 .
- third interconnect module 88 includes a central capacitor structure 26 .
- interconnect module 88 includes a series of alternating dielectric layers 92 , 93 , 94 , 95 , 96 , 98 , as well as a series of alternating conductive layers 100 , 102 , 104 , 106 .
- Conductive layers 100 , 102 , 104 , 106 may be patterned to form signal layers.
- Conductive layers 28 , 30 form power and ground plane layers.
- Each dielectric layer 92 , 93 , 94 , 95 , 96 , 98 may have a thickness in the range of approximately 20 to 70 microns and, more preferably, approximately 35 microns.
- each dielectric layer 92 , 93 , 94 , 95 , 96 , 98 may have substantially the same thickness and, preferably, the same thickness tolerance.
- each dielectric material 92 , 93 , 94 , 95 , 96 , 98 can be formed from the same material.
- some of the dielectric materials arranged outwardly from capacitor structure 26 may have a higher elastic modulus than the inner dielectric layers, e.g., 93 , 94 , 95 , 96 , so that the flexural modulus of the interconnect module laminated substrate is substantially maximized.
- I/O interconnections are achieved by a combination of blind and buried vias.
- a first blind via 108 is formed on chip attach surface 89
- a second blind via 110 is formed on board attach surface 91 .
- First and second vias 108 , 110 are plated to form electrodes 112 , 114 , respectively.
- Each via 108 , 110 may receive a solder ball from a chip or board, respectively.
- Solder ball 116 is illustrated in FIG. 6.
- Blind via 108 contacts a third blind via 118 at signal layer 106 .
- Blind via 110 contacts a fourth blind via 120 at signal layer 100 .
- Blind via 118 contacts a buried via 122 at signal layer 104
- blind via 120 contact the same buried via at signal layer 102 .
- Power and ground plane interconnections also can be made using a combination of blind and buried vias.
- chip attach surface 89 includes a blind via 121 .
- Blind via 121 is plated to form electrode 123 , and receives a solder ball 125 associated with a chip.
- Blind via 121 is coupled to a second blind via 127 at signal layer 106 .
- blind via 127 is coupled to a buried via 129 at signal layer 104 .
- the arrangement of the blind and buried vias results in cancellation of mutual inductance in interconnect module 88 , further reducing power distribution impedance.
- Signal layer 104 contacts first conductive layer 28 of capacitor structure 26 to interconnect solder ball 125 and the first conductive layer, which may serve as either a power or ground plane layer.
- a similar set of blind and buried vias can be provided to access second conductive layer 30 .
- such vias may extend from either chip attach surface 89 or board attach surface 91 to distribute power and ground potentials to and from the chip and PWB.
- incorporation of capacitor structure 26 in interconnect module 88 substantially reduces power distribution impedance and enables faster switching frequencies.
- FIG. 7 is a cross-sectional side view illustrating a fourth interconnect module 130 .
- interconnect module 130 includes two capacitor structures 26 a, 26 b formed on opposite sides of a central dielectric core 132 . Opposite sides of interconnect module 130 form a chip attach surface 131 and a board attach surface 133 .
- Interconnect module 130 also includes an alternating arrangement of dielectric layers 134 , 135 , 136 , 136 , 140 , 142 and conductive layers 144 , 146 , 148 , 150 .
- Conductive layers 144 , 148 are formed on opposite sides of dielectric core 132 and may form power and ground planes. Conductive layers 146 , 150 can be patterned to form signal trace layers, and are separate from conductive layers 144 , 148 by dielectric layers 134 , 136 , respectively.
- a dielectric layer 140 is formed between conductive layer 150 and capacitor structure 26 a, whereas a dielectric layer 135 is formed between conductive layer 146 and capacitor structure 26 b.
- Dielectric layers 136 , 142 are positioned adjacent capacitor structures 26 b and 26 a, respectively.
- Multiple vias can be formed at chip attach surface 131 and board attach surface 133 .
- a via 152 filled with a conductive material 154 extends through interconnect assembly 130 and interconnects contact pads 156 , 158 on chip attach surface 131 and board attach surface 133 , respectively.
- via 152 may provide I/O interconnection between a chip and a PWB.
- Via 160 extends from a contact pad 162 formed on chip attach surface 131 to contact first conductive layer 28 a of capacitor structure 26 a.
- via 164 extends from a contact pad 166 formed on board attach layer 133 to contact first conductive layers 28 b of capacitor structure 26 b.
- a buried via 168 extends through interconnect module 136 to interconnect first conductive layers 28 a, 28 b of capacitor structures 26 a, 26 b.
- the combination of vias 160 , 164 and 168 serves to distribute power or ground potentials between board attach surface 133 and chip attach surface 131 .
- conductive layers 144 , 146 , 148 , 150 , 28 a, 28 b, 30 a, and 30 b can be assigned the following functions (in order from board attach surface 133 to chip attach surface 131 ):
- Dielectric core 132 may be formed from a variety of materials such as BT (bis-maleimide triazine) glass or FR4, and have a thickness in the range of 250 to 750 microns and, more preferably, 500 microns.
- Conductive layers 144 , 146 , 148 , 150 can be patterned after they are applied to respective dielectric layers 134 , 135 , 136 , 140 to define signal traces or separate power and ground planes.
- the distance between an outer surface of first conductive layer 28 a and an inner surface of contact pad 156 may be less than approximately 50 microns. In the example of FIG. 7, the distance is approximately 20 microns.
- Conductive layers 28 a, 28 b, 30 a, 30 b can be pre-patterned or pre-drilled prior to lamination with the other layers of interconnect module 130 .
- Capacitor structures 26 a, 26 b of FIG. 7 may be constructed substantially as described in the examples of FIGS. 4 - 6 , and thereby promote reduced power distribution impedance in interconnect module 130 .
- one or more very thin, high dielectric constant laminates such as capacitor structure 26 replace the center copper plane, or “core,” typically used in existing interconnect modules.
- the high dielectric constant and thin profile of capacitor structure 26 produces a very high capacitance that reduces impedance.
- the thin profile of capacitor structure 26 in combination with reductions in the thickness of the interconnect module from the capacitor structure to the contact pads on the chip attach surface further reduces impedance.
- capacitor structure 26 Reducing the number of layers between capacitor structure 26 and the contact pads and the use of thin dielectric layers less than approximately 40 microns in thickness achieves reduced thickness.
- manufacture of capacitor structure 26 in many applications, can be readily accomplished by first patterning the capacitor structure laminate to form clearances for vias where desired, and then constructing the package substrate outward from the capacitor structure laminate by adding additional layers, e.g., as described in U.S. Pat. Nos. 5,879,787 or 6,021,564, the entire content of each being incorporated herein by reference.
- capacitor structure 26 provides an increased capacitance that is a major factor in reducing power distribution impedance.
- C capacitance
- ⁇ 0 is the permittivity of free space
- ⁇ is the relative dielectric constant
- A is the area of the capacitor
- t is the thickness or distance between the parallel capacitor plates.
- the capacitance can be increased by increasing the area, decreasing the dielectric thickness, increasing the dielectric constant, or any combination of the above.
- increasing the area leads to a larger die, decreasing thickness leads to increased defect density, and increasing the dielectric constant increases on-chip signal propagation delay.
- the necessary capacitance is provided by a laminated capacitor structure 26 embedded within the interconnect module.
- the capacitor structure be placed physically as close to the chip attach surface as possible in an effort to minimize the series inductance to connect to the planes, while at the same time maximizing the capacitance of the capacitor structure plane pair.
- Interconnect modules constructed according to the examples of FIGS. 4 - 7 may further include structure designed to promote bonding reliability and resists deformation in the presence of thermal stresses.
- each interconnect module is made of the alternating laminates of conductive layers and dielectric layers, described above, that are selected to present on overall coefficient of thermal expansion (CTE) that nearly matches the CTE of the PWB.
- CTE coefficient of thermal expansion
- a stiffener ring may be adhered to the die attach surface of the interconnect device.
- the stiffener ring defines a cavity (or cavities) for the integrated circuit chip and any other devices, such as capacitors, that are attached on the same surface to the interconnect module.
- a lid may be bonded to the stiffener ring to enclose the chip within the interconnect module package.
- the lid may be made of material such as copper or may include a preform made from a metallic material, such as aluminum, disposed in which is a reinforcement material, such as silicon carbide.
- package is designed so that the CTE of the stiffening ring matches the CTE of the interconnect module and the lid.
- the particular adhesives used to bond the stiffening ring are chosen to match their CTE to that of the substrate, ring and lid.
- the substrate can be designed so that its CTE, at least in-part, matches that of the chip, and also that of the stiffening ring as described in U.S. Pat. No. 6,248,959, the entire content of which is incorporated herein by reference.
- any high performance multi-layer package cross-section there are a number of conductive planes dedicated to either power or ground.
- all of the power planes are assigned to one voltage and all the ground planes to another, with the intent of calculating the frequency dependent input impedance.
- an interconnect module may not be implemented in this manner, due to multiple voltage requirements, this assumption simplifies analysis of the power distribution impedance.
- the measurement problem can be divided into two components: ground impedance and power impedance.
- the power and ground impedances typically will be different due to the physical configuration of interconnect module 36 .
- the power and ground planes e.g., first and second conductive layers 28 , 30 , typically will be positioned at different levels within interconnect module 36 and, as a result, at different distances from contact pads on chip attach surface 39 .
- TEM transverse electromagnetic
- Body_Size represents the outline of the package.
- Plane_separation 1 represents the distance between a first conductive layer and the chip.
- Plane_separation 2 represents the distance between a second conductive layer and the chip.
- Z is the total impedance
- C is the total capacitance produced by all planes between the chip and the power or ground plane
- Td is the TEM propagation delay
- l is the length calculated above.
- ⁇ 0 permeability of free space
- ⁇ r relative permeability, typically 1.0.
- Table 1 Set forth in Table 1 below are figures of merit for power distribution impedance for a number of different interconnect module constructions, including interconnect modules incorporating a thin, high dielectric constant capacitor structure as described herein and other interconnect modules without such a capacitor structure. Table 1 indicates the impedance figure of merit over a range of operating frequencies from 500 megahertz to 5 gigahertz. TABLE 1 IMPEDANCE (OHMS) vs.
- VIP refers to a “via-in-pad” construction in which the interconnect module includes in the number of conductive layers those layers made up on contact pads associated with vias in the chip attach and board attach surfaces.
- HiDk refers to a construction that incorporates a thin, high dielectric constant capacitor structure in accordance with the invention. Some constructions are both VIP and HiDk constructions.
- the “Buildup” designation refers to a construction in which layers are built about a 500 micron dielectric. In one case, designated 2-4-2 Buildup HiDk, an HiDk capacitor structure is added to a conventional buildup core.
- Each HiDk construction includes a “y-x-y” designation, where the x indicates how many conductive layers form the HiDk capacitor structure core, and the y indicates how many additional conductive layers are formed on either side of the HiDk core.
- any thicknesses in parentheses indicate the thicknesses of the intervening dielectric layers that separate the conductive layers in the pertinent interconnect module.
- Table 1 all of the conductive layers are 12 micron copper. Given the qualifications above, the “5-layer (58 micron)” designation in the Type column indicates that the interconnect module under consideration has five conductive layers separated by 58-micron dielectric layers.
- the “Cross-section” column in Table 1 indicates the arrangement of ground, power, signal, and contact pad layers in the interconnect module.
- the designation “s” indicates a signal layer
- “g” indicates a ground plane layer
- “p” indicates a power plane layer
- X indicates a via-in-pad (VIP) layer
- [gp] indicates a power-ground plane pair formed by a HiDk capacitor structure.
- each “HiDk” module constructed according to the invention is further identified with an asterisk (*).
- the HiDk construction universally produces a power distribution impedance that is less than or equal to approximately 0.60 ohms for operating frequencies that are greater than or equal to approximately 1.0 gigahertz.
- the 8-layer HiDk (36 micron) construction produces a power distribution impedance of approximately 0.48 ohms at 1.0 gigahertz.
- the 8-layer HiDk/VIP construction produces an impedance of 0.46 ohms at 1.0 gigahertz.
- Even the 6-layer HiDk (58 micron) construction produces an impedance of 0.53 ohms at 1.0 gigahertz.
- the impedance becomes quite low.
- the impedance is 0.35 ohms at 1.0 gigahertz.
- the 2-4-2 Buildup HiDk construction produces, for example, an impedance of 0.26 ohms at 1.0 gigahertz. In each case, the lower impedance promotes higher speed switching.
- the last row of Table 1 represents an embodiment in which a thin film is formed on a ceramic substrate and combined with a capacitor structure as described herein to realize an interconnect module with reduced power distribution impedance.
- the capacitor structure is formed. Copper foil substrates available from Carl Schenk A G, Nurenberg, Germany, are provided having a thickness of 18 microns, an anneal temperature of 140° centigrade and an average surface roughness (RMS) of 8 nm. Chemisorbed materials are removed in an oxygen/argon plasma using a device available from Plasma Science, Foster City, Calif., with a residence time of about six minutes. Particular debris is removed with a vacuum/ultrasonic web cleaner commercially available from Web Systems, Inc. of Boulder, Colo., under the trade designation “Ultracleaner.”
- the blend was allowed to sit undisturbed overnight to allow poorly dispersed agglomerates to settle.
- the blend was then filtered through a 2 micron stainless steel mesh filter to form a first blend.
- the weight percent solids of the first blend was measured at 53% and the volume percent loading of barium titanate in the first blend was measured at 53%; both measurements were made gravimetrically.
- the second blend was separately coated with a microgravure coater (in a cleanroom) onto two copper foils using a web speed of 25 feet/minute (12.7 cm/sec) and a gravure roll speed of 40 feet/minute (20 cm/sec). Gravure rolls were chosen to give a dry coating thickness of from 1 to 1.5 microns. The coating was dried at 95 degrees centigrade and then wound onto a core to form a roll.
- a microgravure coater in a cleanroom
- the two blend-coated copper foils were then laminated together, in a cleanroom, coating side to coating side using a laminator commercially available from Western Magnum, El Segundo, Calif., with 150° centigrade rollers at 15 inches/minute (0.64 cm/sec) speed, and an air pressure to the rollers at 20 psi (140 kPa).
- the laminate was cured in air at 180 degrees centigrade for eighty minutes.
- the cured laminate was tested using the 90 degree peel test described in the IPC Test Method Manual, IPC-TM-650, test number 2.4.9 dated October 1988, published by the Institute for Interconnecting and Packaging Electronic Circuits. A force of 3.4 pounds/inch (600 N/m) was required to separate the copper foils.
- the cured laminate was also tested for capacitance by the following test method: A 2 cm by 2 cm electrode was etched onto one side of the laminate using standard photolithographic and copper etching procedures and the capacitance was measured at 1 kilohertz using an LCR meter available from Hewlett Packard, Palo Alto, Calif., having model number 4261A. The measured capacitance was 6 nF/cm 2 with a dissipation factor of 0.004.
- a sheet of the resulting capacitor laminate was cut to size according to the dimensions of the interconnect module.
- An exemplary size is 33 millimeters by 33 millimeters.
- the laminate was trimmed and tooling holes were formed in the laminate using a punch.
- Fiducials for photolithography alignment which may be through holes of approximately 300 microns in diameter, were then lased into the punched laminate sheet using the tooling holes as the alignment points.
- Each of the two copper foils in the laminate was then coated with type 7025 15.75 inch wide photoresist. After trimming the excess photoresist from the edges of the laminate, the photoresist-coated tooling holes were pierced. Then, the Proform® 7700 printer with auto alignment was used to image the photoresist on both foils at standard exposure energy. The photoresist was then developed using a sodium carbonate solution and standard settings. Then, the clearances in the copper foils were etched with cupric chloride solution and standard settings. The photoresist was stripped with potassium hydroxide using standard settings, except that the stripper pressure should be lowered to 20 psi and less aggressive drying may be advisable to avoid damage to any of the exposed dielectric layer.
- Example treatments for promoting surface adhesion include brown or black oxide, Co-Bra® Bond treatment, or application of an adhesion promoter such as aminopropyl silane.
- the capacitor laminate was processed within an interconnect module package as if it were a patterned copper sheet.
- the capacitor laminate was added within the center of other copper and dielectric layers in an alternating stack, and placed in a press that applied a laminate force.
- the copper layers were placed adjacent to layers, which were in a b-stage when pressed to facilitate the lamination process, yielding a unitary, multi-layered structure having a HiDk capacitor structure core with outer dielectric and conductive layers. Multiple laminations may be used in order to incorporate higher circuit layer counts or various blind and buried via structures.
- dielectric material from the adjacent layers flowed into and filled the openings between the patterned conductive layers.
- the dielectric layers were made of an organic PTFE-based material.
- Blind and buried vias were formed in the interconnect module structure by drilling at different stages of assembly to provide interconnections between contact pads and power and ground planes. The vias were drilled using a laser drilling technique.
- a Nd:YAG pulsed laser was used at either the third or fourth harmonic to produce an ultraviolet beam at either 266 nm or 355 nm, as described in U.S. Pat. No. 5,879,787.
- the blind and buried vias were plated in stages with a conductive material using known plating techniques such as electroless plating followed by electrolytic plating to define conductive paths through the laminate.
- the outer conductive layers were patterned using standard photolithographic techniques to form the contact pads.
- the contact pads were used to make I/O connections and power/ground plane connections.
- a chip was added to the chip attach surface by reflowing an array of solder balls on the chip to bond them to corresponding contact pads on the chip attach surface, and the resultant structure then placed over a PWB for solder ball connection.
- capacitor structure was formed with a dispersion as described in above-referenced U.S. application Ser. No. 09/902,302.
- a dispersion as indicated below in Table 2 was coated onto a copper foil using a gravure or die coating technique.
- TABLE 2 Component Grams Epon ® 1001F epoxy + Epon ® 1050 epoxy 16.0 9,9-bis(3-chloro-4-aminophenyl) fluorine 4.0 Barium Titanate, 0.2 micron (Cabot Performance Materials) 78.7 PS3 polyester/polyamine copolymer dispersant (Uniquema) 1.3 5-aminobenzotriazole 0.08
- Dry thicknesses of the dielectric ranged from approximately 2.0 to 5.0 microns.
- the coating was dried to a tack-free surface, and then wound into rolls. Two rolls were laminated, coated side by side, using two heated nip rollers. A standard photoresist laminator was used. The laminated material was cured at 180 degrees centigrade for 1.5 to 2.5 hours. The cured panels were patterned on one or both sides using conventional photoresist and etchant to produce individual capacitor structures.
- Adhesion promoting agents may be coated onto the substrate prior to coating by the epoxy.
- a dilute solution e.g., 0.05 to 0.15% by weight in an alcohol such as methanol
- the coating was dried to a tack-free surface, and then wound into rolls. Two rolls were subsequently laminated, coated side by side, using two heated nip rollers in a standard photoresist laminator.
- the laminated material was cured at 180 degrees centigrade for approximately two hours. The cured panels were then patterned on one or both sides using conventional photoresist and etchant to produce individual capacitors.
- This example compares two capacitor structures with the same raw materials, but with changes in the ratio of fluorene compound to epoxy, presence of a catalyst, and the initial cure temperature.
- the above dispersions were coated and laminated as in Examples 2 and 3 above. Dry thicknesses of the dielectric ranged from approximately 2.0 to 5.0 microns.
Abstract
Description
- The invention relates to interconnect modules for use with integrated circuit chips.
- Multi-layered interconnect modules are widely used in the semiconductor industry to mechanically support integrated circuit chips and electrically attach the chips to printed wiring boards. Interconnect modules can be configured to support a single chip or multiple chips, and are typically identified by the designation SCM (single chip module) or MCM (multi-chip module).
- An interconnect module provides interconnections that serve to electrically couple an integrated circuit chip to signal lines, power lines, and other components carried by a printed wiring board. In particular, the interconnect module provides interconnections that redistribute the densely packed inputs and outputs (I/Os) of the chip to corresponding I/Os on the printed wiring board. In addition to electrical interconnection, an interconnect module typically serves to mechanically couple a chip to a printed wiring board, and may perform other functions such as heat dissipation and environmental protection.
- To support high frequency operation, it is important to achieve a low impedance between the chip die and the power and ground distribution lines or planes within the module. For lower frequencies, sufficiently low impedance can be achieved by placing discrete decoupling capacitors within the package and on the printed wiring board. As frequencies increase, however, it becomes increasingly difficult to achieve adequately low impedance due to the inherent series inductance produced by the discrete capacitors. In addition, leads, solder bumps, vias, plated through holes, and traces in the interconnect module compound the inability of the discrete capacitors to function adequately at higher frequencies due to increased inductance.
- As an alternative to discrete capacitors, some chips include internal capacitor structures formed within the die. Specifically, an “on-chip” capacitor can be fabricated during device manufacture, and provides low inductance paths between the capacitor, the power and ground lines, and the logic and buffer circuitry. Unfortunately, on-chip capacitors significantly increase the cost of integrated circuit chips by increasing die size and decreasing yield.
- Moreover, the amount of on-chip capacitance that can be added to the die is typically limited by space constraints and the dielectric constant, which must be limited in order to avoid adversely affecting signal propagation characteristics of adjacent traces. Also, the interconnection between the on-chip capacitor and a driver or receiver is usually a relatively high resistance path due to the use of high resistivity metal, e.g., aluminum. Consequently, the utility of internal capacitors is limited.
- In general, the invention is directed to interconnect modules that incorporate a thin, high dielectric constant capacitor structure to provide reduced impedance power and ground distribution, as well as processes for manufacturing such interconnect modules. An interconnect module constructed in accordance with the invention is capable of reliably attaching an integrated circuit chip to a printed wiring board (PWB) via solder ball connections, while providing reduced power distribution impedance of less than or equal to approximately 0.60 ohms at high operating frequencies, including frequencies in excess of 1.0 gigahertz. In this manner, the interconnect module is effective in limiting simultaneous switching output (SSO) noise, core sag, and other forms of signal degradation at very high frequencies.
- An interconnect module, in accordance with the invention, may incorporate a series of alternating dielectric and conductive layers that are laminated together to form a unitary structure. The laminated interconnect structure may incorporate a number of vias and patterned signal layers that provide conductive interconnection paths between the chip, the printed wiring board, and various layers within the interconnect module. The interconnect module includes chip attach and board attach surfaces that define contact pads for attachment to corresponding pads on the chip and board, respectively, via solder balls. The various layers are selected to present coefficients of thermal expansion (CTE) that promote reliable interconnections with the chip and the PWB.
- The interconnect structure achieves reduced power distribution impedance by the incorporation of one or more thin, high capacitance plane laminates that form embedded capacitors. Each embedded capacitor can be formed by an extremely thin laminate with a high dielectric constant material sandwiched between two conductive foils. The reduced thickness and high dielectric constant produce increased capacitance and reduced power and ground distribution impedance. The number of intervening layers between the chip attach surface and the capacitor, and hence the interconnect module thickness, also can be limited to reduce series inductance and further reduce power distribution impedance.
- In some embodiments, the embedded capacitor may form a core of the interconnect module. In other embodiments, one or more embedded capacitors may be built around a core. In each case, the power and ground planes can be appropriately patterned either before or after the planes are incorporated in the interconnect module to accommodate vias and support controlled impedance. As an example, the embedded capacitor structure may take the form of a high dielectric constant material that is coated onto a pair of conductive foils, laminated, and patterned before incorporation in the interconnect module. In this case, the capacitor structure also may be pre-drilled to form clearance holes for vias in the interconnect module.
- In one embodiment, the invention is directed to an interconnect module comprising a chip attach surface, a board attach surface, and a capacitor structure. The chip attach surface defines first contact pads for attachment of an integrated circuit chip to the interconnect module. The board attach surface defines second contact pads for attachment of the interconnect module to a printed wiring board. The capacitor structure has a first conductive layer, a second conductive layer, and a dielectric layer formed between the first and second conductive layers. Conductive paths, formed in the interconnect module, interconnect some of the first contact pads to either the first or second conductive layer. Advantageously, the first contact pads, the conductive paths, and the capacitor structure may produce a combined impedance of less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz.
- In another embodiment, the invention is directed to a method for forming an interconnect module comprising providing a laminated capacitor structure, forming a chip attach surface, forming a board attach surface, and laminating the capacitor structure, chip attach surface, and board attach surface to form the interconnect module. The capacitor structure includes a first conductive layer, a second conductive layer, and a dielectric layer formed between the first and second conductive layers. The chip attach surface defines first contact pads for attachment of an integrated circuit chip to the interconnect module on a first side of the capacitor structure. The board attach surface defines second contact pads for attachment of the interconnect module to a printed wiring board on second side of the capacitor structure. The method further includes forming conductive paths that interconnect some of the first contact pads to either the first or second conductive layer. The first contact pads, the conductive paths, and the capacitor structure produce a combined impedance of less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz.
- In an added embodiment, the invention provides an interconnect module comprising a laminated substrate having alternating conductive and organic dielectric layers. The laminated substrate includes at least a first conductive layer, a first organic dielectric layer positioned adjacent the first conductive layer, a second conductive layer, and a second organic dielectric layer positioned adjacent the second conductive layer. The first conductive layer defines a chip attach layer and the second conductive layer defines a board attach layer. A laminated capacitor structure is formed between the first and second dielectric layers and has a thickness of less than or equal to approximately 42 microns and a dielectric constant of greater than or equal to approximately 12. In one example, the thicknesses of each of the first and second conductive layers is approximately 12 microns, and the thickness of the dielectric layers is approximately 8 microns. A distance between an outer surface of the capacitor structure and an inner surface of the first conductive layer is less than or equal to approximately 100 microns.
- In a further embodiment, the invention provides an interconnect module comprising a laminated capacitor structure, alternating conductive and dielectric layers laminated about opposite sides of the capacitor structure, and one or more vias extending through some or all of the conductive and dielectric layers, wherein the vias are plated or filled with a conductive material to define conductive paths between the laminated capacitor structure and outer conductive layers of the interconnect module, and wherein the contact pads, the conductive paths, and the capacitor structure produce a combined power and ground distribution impedance of less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz.
- The invention is capable of providing a number of advantages. For example, the interconnect module can be made with an extremely thin capacitor structure having a very high dielectric constant. Consequently, the interconnect module is capable of providing reduced power distribution impedance at higher frequencies, thereby improving performance. In particular, with a reduced power and ground distribution impedance, an interconnect module in accordance with the invention permits faster switching time for external busses, thus increasing system bandwidth.
- In addition, methods for making the interconnect module benefit from the use of a laminated capacitor structure, which may take the form of a dielectric coating formed between two copper foils. Thus, the conductive layers do not need to be plated, promoting ease of manufacturability. The laminated capacitor structure can be pre-constructed, patterned and pre-drilled before it is combined with the other layers, facilitating construction of the interconnect module and permitting the structure to be pre-tested for proper operation. In addition, the laminated capacitor structure can be pre-tested for acceptable electrical operation in advance of its use in an interconnect module.
- The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
- The term “conductive” as used herein means electrically conductive.
- FIG. 1 is a cross-sectional side view illustrating an electronic package incorporating an interconnect module that attaches an integrated circuit chip to a printed wiring board.
- FIG. 2 is a cross-sectional side view illustrating a capacitor structure for use in an interconnect module.
- FIG. 3 is a perspective view illustrating the capacitor structure of FIG. 2.
- FIG. 4 is a cross-sectional side view illustrating a first embodiment of the interconnect module.
- FIG. 5 is a cross-sectional side view illustrating a second embodiment of the interconnect module.
- FIG. 6 is a cross-sectional side view illustrating a third embodiment of the interconnect module.
- FIG. 7 is a cross-sectional side view illustrating a fourth embodiment of the interconnect module.
- FIG. 1 is a cross-sectional side view illustrating an
electronic package 10 that incorporates aninterconnect module 12. As will be described,interconnect module 12 exhibits low impedance power distribution characteristics that are especially useful for high frequency switching applications. In particular,interconnect module 12 is capable of providing a power distribution impedance of less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz. To achieve reduced power distribution impedance,interconnect module 12 incorporates an embedded capacitor structure that is extremely thin and makes use of very high dielectric constant material. - As shown in FIG. 1,
interconnect module 12 serves as an intermediate component that attaches anintegrated circuit chip 14 to a printed wiring board (PWB) 16. As illustrated in FIG. 2,interconnect module 12 includes an alternating stack of conductive and dielectric layers that are laminated together to form a unitary structure. Vias formed ininterconnect module 12 provide conductive paths that serve to route I/O's fromchip 14 to corresponding I/O's onPWB 16, and distribute power and ground potentials between the PWB and the chip. -
Chip 14 may be electrically and mechanically coupled tointerconnect module 12 via an array ofsolder ball connections 18. Thesolder ball connections 18 are electrically coupled to contact pads on a lower surface ofchip 14 and an upper surface ofinterconnect module 12. Wheninterconnect module 12 andchip 14 are attached to one another,solder ball connections 18 are heated to undergo solder reflow and form electrically conductive bonds between opposing contact pads. An underfill adhesive 20 can be added to fill the voids betweensolder balls 18 and thereby reinforce the mechanical bond betweeninterconnect module 12 andchip 14. Theunderfill adhesive 20 can be formed from an epoxy resin that solidifies when cured, thus reducing movement ofchip 14 with respect tointerconnect module 12. Consequently, the electrical connections formed bysolder balls 18 are less likely to fail during use. -
Interconnect module 12 is attached toPWB 16 with a similar arrangement. In particular,solder ball connections 22 serve to electrically and mechanically couple contact pads oninterconnect module 12 to corresponding contact pads onPWB 16. The contact pads onPWB 16 may be electrically coupled to conductive traces or vias formed in various layers of the PWB. Again, anunderfill adhesive 24 can be added to reinforce the mechanical bond betweeninterconnect module 12 andPWB 16, if desired. To promote reliable bonds,interconnect module 12 preferably has a coefficient of thermal expansion (CTE) that approximates the CTE ofPWB 16. In this manner,interconnect module 12 is capable of reliably attaching integratedcircuit chip 14 toPWB 16. In addition, as described in detail below,interconnect module 12 makes use of an internal capacitor structure to achieve reduced power distribution impedance of less than or equal to approximately 0.60 ohms at high operating frequencies, including frequencies in excess of 1.0 gigahertz. In this manner, the interconnect module is effective in limiting simultaneous switching output (SSO) noise, core sag, and other forms of signal degradation at very high frequencies. - FIG. 2 is a cross-sectional side view illustrating a
capacitor structure 26 for use ininterconnect module 12.Capacitor structure 26 may include firstconductive layer 28, secondconductive layer 30, and adielectric layer 32.Dielectric layer 32 may be formed by a single dielectric layer or first andsecond dielectric sublayers conductive layers capacitor structure 26 and cure the dielectric layer. In some cases, adielectric layer conductive layers - First and second
conductive layers Dielectric layer 32 may take the form of an epoxy resin loaded with high dielectric constant particles. The dielectric particles may be selected, for example, from the group consisting of barium titanate, barium strontium titanate, titanium oxide, and lead zirconium titanate. The loaded epoxy resin can be coated onto one or both ofconductive layers Conductive layers conductive layer - As one example, the dielectric material can be coated onto both foils. After the coating dries, the coated sides of the foils can be joined together, and the resultant structure can be laminated using heat and pressure to cure the dielectric material.
Capacitor structure 26 preferably is extremely thin and exhibits an extremely high dielectric constant. For example, the dielectric material indielectric layer 32 preferably is formulated such that, upon curing, it has a total dry thickness of less than or equal to approximately 8 microns and, more preferably, approximately 1 to 4 microns. In addition, the dielectric material has a high dielectric constant of greater than or equal to approximately 12 and, more preferably, approximately 12 to 150. - The resulting
laminated capacitor structure 26, comprises two foil layers, each having a thickness in the range of approximately 10 to 40 microns and a dielectric constant in the range of 12 to 150, and has a capacitance in the range of approximately 1.4 to 132 nanofarads per cm2 and contributes to a significantly reduced power distribution impedance forchip 14. Specifically, the first contact pads, the conductive paths, and the first or second conductive layer produce a combined impedance that is less than or equal to approximately 0.60 ohms at a frequency of greater than or equal to approximately 1.0 gigahertz. In this manner, the incorporation ofcapacitor structure 26 promotes faster switching frequencies withinchip 14. - Laminated capacitor structures suitable for use in
interconnect module 12, as well as processes for manufacture of such structures, are described in copending and commonly assigned U.S. patent application Ser. No. 09/241,817, entitled PASSIVE ELECTRICAL ARTICLE, CIRCUIT ARTICLES THEREOF, AND CIRCUIT ARTICLES COMPRISING A PASSIVE ELECTRICAL ARTICLE, filed Feb. 1, 1999, and copending and commonly assigned U.S. patent application Ser. No. 09/902,302, entitled CAPACITOR HAVING EPOXY DIELECTRIC LAYER CURED WITH AMINOPHENYLFLUORENES, filed Jul. 10, 2001, as well as PCT publication WO 00/45634, entitled “PASSIVE ELECTRICAL ARTICLE, CIRCUIT ARTICLES THEREOF, AND CIRCUIT ARTICLES COMPRISING A PASSIVE ELECTRICAL ARTICLE,” the entire content of each of which is incorporated herein by reference. For example, the above-referenced patent applications describe the preparation of a dielectric material that includes an epoxy loaded with barium titanate particles. The dielectric material may be coated onto copper foil substrates, which are then laminated together to form a capacitor structure. - FIG. 3 is a perspective view illustrating
capacitor structure 26 of FIG. 2. As shown in FIG. 3,capacitor structure 26 can be made flexible, facilitating storage as a web on a roll prior to use ininterconnect module 12. For use ininterconnect module 12,capacitor structure 26 can be cut to size and pre-patterned or pre-drilled according to the design of the interconnect module. In particular, vias, traces, and other conductive paths can be formed incapacitor structure 26 beforeinterconnect module 12 is fully assembled.Capacitor structure 26 can then be laminated with other layers withininterconnect module 12 to form a package that attaches on one side to chip 14 and on the other side toPWB 16. -
Capacitor structure 26 can be used in a variety of different interconnect modules. In addition, some interconnect modules may incorporate two ormore capacitor structures 26. FIGS. 4-7 present a number of examples that illustrate this variety, but are not to be considered limiting of the invention as broadly embodied and claimed herein. For example,capacitor structure 26 can be used as a core for an interconnect module, with additional dielectric and conductive layers being built about the core. In another example, twocapacitor structures 26 may be built about a metal or dielectric core, along with intervening dielectric and conductive layers. In each case,capacitor structure 26 contributes to a reduced power distribution impedance and promotes faster switching frequencies. - FIG. 4 is a cross-sectional side view illustrating a
first interconnect module 36.Interconnect module 36 has a chip attachsurface 39 and a board attachsurface 41. In addition,interconnect module 36 includescapacitor structure 26 having firstconductive layer 28, secondconductive layer 30, and firstdielectric layer 32. In the example of FIG. 4,capacitor structure 26 is formed in combination with second and thirddielectric layers conductive layers capacitor structure 26. That is, each dielectric or conductive layer formed on one side ofcapacitor structure 26 has a corresponding layer of the same material formed on the opposite side of the capacitor structure. - As further shown in FIG. 4, a first via44 extends through
dielectric layers surface 39 to board attachsurface 41. A second via 45 extends throughdielectric layer 40 from chip attachsurface 39, and terminates at firstconductive layer 28 ofcapacitor structure 26. A third via 47 extends throughdielectric layer 42 from board attachsurface 41, and terminates at secondconductive layer 30. Each via 44, 45, 47 is plated with conductive material using any of the deposition techniques that are well known in the microelectronic fabrication art. Alternatively, each via 44, 45, 47 is filled with an electrically conductive material to define a conductive path. -
Capacitor structure 32 may be pre-drilled to provide a clearance hole for via 44.Vias surface 39. Similarly, via 47 can be plated with a conductive material at the surface of board attachsurface 41. Solder masks 50, 52 can be applied to chip attachsurface 39 and board attachsurface 41, respectively, to covervias solder mask solder mask 50 exposescontact pads solder mask 52 exposescontact pads - In the example of FIG. 4,
capacitor structure 26 forms a core forinterconnect module 36, with first and secondconductive layers Second dielectric layer 40 is formed between firstconductive layer 28 and chip attachsurface 39, and thirdconductive layer 46 is formed between seconddielectric layer 40 and the chip attach surface. In particular, thirdconductive layer 46 can be patterned to formcontact pads dielectric layer 42 is formed between secondconductive layer 30 and the board attachsurface 41, and fourthconductive layer 48 is formed between thirddielectric layer 42 and the board attach surface. Like the thirdconductive layer 46, the fourthconductive layer 48 can be patterned to formcontact pads - Third and fourth dielectric layers40, 42 may be formed from laminates of high-temperature organic dielectric substrate materials, such as polyimides and polyimide laminates, epoxy resins, liquid crystal polymers, organic materials, or dielectric materials comprised at least in part of polytetrafluoroethylene, with or without a filler. In one embodiment,
dielectric layers - Conductive layers46, 48 may be formed from a conductive material, such as copper. Other well-known conductive materials can also be used such as aluminum, gold, or silver. In this example,
conductive layers conductive layer Dielectric layers conductive layer 28 and an inner surface ofcontact pad 55 is less than 100 microns and, in the example of FIG. 4, less than or equal to approximately 36 microns. - The various layers of
interconnect module 36 can be stacked together and laminated using heat and pressure. For example, all of the layers can be simultaneously laminated with another in a stack. Alternatively, the layers can be built uponcapacitor structure 26 one at a time, and incrementally built with one or two additional layers added in each lamination step. During lamination,dielectric layers capacitor structure 26 for via 44. - Via44 forms a conductive path that interconnects
contact pads surface 39 and board attachsurface 41. In this manner, via 44 is capable of interconnecting I/O's or other terminals associated with the chip to terminals on the PWB. Via 45interconnects contact pad 55 with firstconductive layer 28 ofcapacitor structure 26, which may form a power plane. Similarly, via 47interconnects contact pad 57 with secondconductive layer 30, which may form a ground plane. Alternatively, first and secondconductive layers -
Interconnect module 36 may include multiple vias similar tovias surface 39 and board attachsurface 41, e.g., for I/O interconnection.Vias interconnect module 36 may include additional vias that interconnect contact pads on board attachsurface 41 with firstconductive layer 28, e.g., to distribute a power or ground potential to the conductive layer from the PWB. Similarly, additional vias may interconnect second conductive layer to contact pads on chip attachsurface 39 to distribute ground or power potentials to the chip. -
Vias interconnect module 36. In particular, via 44 can be formed by drilling or laser ablation processes as described, for example, in U.S. Pat. No. 6,021,564, the entire content of which is incorporated herein by reference. Following lamination, solder masks 50, 52 are added tointerconnect module 36 to covervias contact pads - In some embodiments,
interconnect module 36 may accept a “flip-chip” integrated circuit. Flip-chip mounting entails placing solder balls on a die or chip, flipping the chip over, aligning the chip with the contact pads on a substrate, such asinterconnect module 36, and reflowing the solder balls in a furnace to establish bonding between the chip and the substrate. In this manner, the contact pads are distributed over the entire chip surface rather than being confined to the periphery as in wire bonding and tape-automated bonding (TAB) techniques. As a result, the maximum number of I/O and power/ground terminals available can be increased, and signal and power/ground interconnections can be more efficiently routed on the chips. -
Capacitor structure 26 significantly reduces the power distribution impedance withininterconnect module 36. Assuming that firstconductive layer 28 is a power plane andcontact pad 55 is coupled to a solder ball that contacts the power input of a chip mounted on chip attachsurface 36, the power distribution impedance observed by the chip is the combined impedance ofcontact pad 55, conductive via 45, and firstconductive layer 28. The power distribution impedance includes not only capacitive, but inductive, components, and is dependent on frequency of operation. A technique for calculation of power distribution impedance is set forth later in this description. - FIG. 5 is a cross-sectional side view illustrating a
second interconnect module 58 with a chip attachsurface 59 and a board attachsurface 61. As shown in FIG. 5,interconnect module 58 includes acentral capacitor structure 26 with first and secondconductive layers first dielectric layer 32. In addition,interconnect module 58 includes second and thirddielectric layers 60, 62 on opposite sides ofcentral capacitor structure 26. - A third
conductive layer 64 is formed between seconddielectric layer 60 and chip attachsurface 59. A fourthconductive layer 66 is formed between third dielectric layer 62 and board attachsurface 61. First and secondconductive layers conductive layers - A
fourth dielectric layer 68 is formed between thirdconductive layer 64 and chip attachsurface 59, whereas afifth dielectric layer 70 is formed between fourthconductive layer 66 and board attachsurface 61. Finally,conductive layers surface 59 and board attachsurface 61, respectively, and patterned to define preformed apertures for the formation of vias. Thus, the laser used to form the vias is applied to ablate only the dielectric material. - Conductive layers64, 66, 71, 72 all may be formed from copper with a thickness in the range of approximately 5 to 14 microns and, more preferably, 12 microns. Each of
dielectric layers conductive layer 28 and an inner surface ofcontact pad 71 is less than 100 microns and, more preferably, less than or equal to approximately 88 microns. The various layers can be laminated together or sequentially. Afterconductive layers dielectric layers 60, 62, respectively, they can be patterned to define signal traces. Similarly,conductive layers dielectric layers - In some embodiments, the conductive layers are “balanced” to promote structural uniformity and resist deformation due to thermal stresses. In particular, conductive layers symmetrically positioned on opposite sides of
capacitor structure 26 may be reciprocally constructed so that each has the same type of metal foil laminated or plated thereon and etched into a pattern across it; the metal concentration in each layer is approximately equal. In this manner, the CTE of one layer and a CTE of the other layer are substantially equal, thereby balancing one another and minimizing warp of the interconnect module under thermal stress. - For I/O interconnection,
interconnect module 58 includes a number of conductive vias, such as buried via 86, which extend throughdielectric layers 60, 62 andcontact electrodes Electrodes blind vias surface 59 and board attachsurface 61. Typically, blind vias are formed through only one dielectric layer and are used for routing connections between two adjacent conductive layers. However, blind vias can be formed that extend through a plurality of laminated substrate layers in order to connect multi-conductive layers. The conductive layers can be patterned, and any necessary blind vias to connect adjacent conductive layers formed, before the remaining layers are bonded to the overall structure. - A blind via may have an entrance aperture of less than approximately 75 microns in diameter. The range of aspect ratios for the blind vias may be in the range of 1:1 to 5:1, inclusive. For example, a blind via may be formed having a via entrance width of 50 microns and extending through a dielectric layer having a thickness of 50 microns.
- For power and ground distribution,
interconnect module 58 also includes a number of conductive buriedvias conductive plane 28 or secondconductive plane 30. Via 81 contacts anelectrode 79 atsignal layer 66 that, in turn, contacts a blind via 77 formed at chip attachsurface 59. Via 87 contacts anelectrode 85 atsignal layer 64, which contacts a blind via 83 at board attachsurface 61. Each buried via may have an aspect ratio of between approximately 3:1 and 25:1. -
Blind vias module 58. The solder balls are heated and reflowed to form conductive bonds withvias interconnect module 58. Likewise,blind vias vias - The blind and buried vias present a low inductance signal path, further reducing impedance in
interconnect module 58. As shown in FIG. 5, via 78 contacts conductivelayer 64, which proceeds laterally to contact buried via 86. Buried via contacts conductivelayer 66, which proceeds laterally to contact via 80. In this manner, portions of the conductive layers are routed along parallel but vertically spaced paths, with the current or signal flowing in opposite directions. - By arranging the signals in the above manner, a mutual inductance formed by a first signal path segment with a second adjacent signal path segment cancels a mutual inductance formed by the second conductive path segment with the first conductive path segment. This is due to the fact that current flowing through the vias flows in one direction in the first signal path segment and flows in an opposite direction in an adjacent signal path segment.
- Again, in the example of FIG. 5,
capacitor structure 26 is extremely thin and, at the same time, presents a high dielectric constant. As a result,capacitor structure 26 reduces power distribution impedance withininterconnect module 58. When combined with the low inductance paths defined by blind and buried vias,capacitor structure 26 yields an interconnect module capable of operating at high frequencies above 1.0 gigahertz with a power distribution impedance of less than or equal to about 0.60 ohms. - FIG. 6 is a cross-sectional side view illustrating a
third interconnect module 88. As shown in FIG. 6,third interconnect module 88 includes acentral capacitor structure 26. In addition to first and secondconductive layers dielectric layer 32,interconnect module 88 includes a series of alternatingdielectric layers conductive layers Conductive layers Conductive layers - Each
dielectric layer dielectric layer dielectric material capacitor structure 26, e.g., layers 92, 98, may have a higher elastic modulus than the inner dielectric layers, e.g., 93, 94, 95, 96, so that the flexural modulus of the interconnect module laminated substrate is substantially maximized. - Each
conductive layer conductive layer 28 and an inner surface ofcontact pad 112 may be less than approximately 150 microns. In the example of FIG. 6, the distance is approximately 136 microns. - As shown in FIG. 6, I/O interconnections are achieved by a combination of blind and buried vias. In particular, a first blind via108 is formed on chip attach
surface 89, and a second blind via 110 is formed on board attachsurface 91. First andsecond vias electrodes Solder ball 116 is illustrated in FIG. 6. Blind via 108 contacts a third blind via 118 atsignal layer 106. Blind via 110 contacts a fourth blind via 120 atsignal layer 100. Blind via 118 contacts a buried via 122 atsignal layer 104, whereas blind via 120 contact the same buried via atsignal layer 102. - Power and ground plane interconnections also can be made using a combination of blind and buried vias. As further shown in FIG. 6, chip attach
surface 89 includes a blind via 121. Blind via 121 is plated to formelectrode 123, and receives asolder ball 125 associated with a chip. Blind via 121 is coupled to a second blind via 127 atsignal layer 106. In turn, blind via 127 is coupled to a buried via 129 atsignal layer 104. As in the example of FIG. 5, the arrangement of the blind and buried vias results in cancellation of mutual inductance ininterconnect module 88, further reducing power distribution impedance. -
Signal layer 104 contacts firstconductive layer 28 ofcapacitor structure 26 to interconnectsolder ball 125 and the first conductive layer, which may serve as either a power or ground plane layer. A similar set of blind and buried vias can be provided to access secondconductive layer 30. In addition, such vias may extend from either chip attachsurface 89 or board attachsurface 91 to distribute power and ground potentials to and from the chip and PWB. As in the examples of FIGS. 4 and 5, incorporation ofcapacitor structure 26 ininterconnect module 88 substantially reduces power distribution impedance and enables faster switching frequencies. - FIG. 7 is a cross-sectional side view illustrating a
fourth interconnect module 130. In the example of FIG. 7,interconnect module 130 includes twocapacitor structures 26 a, 26 b formed on opposite sides of acentral dielectric core 132. Opposite sides ofinterconnect module 130 form a chip attachsurface 131 and a board attachsurface 133.Interconnect module 130 also includes an alternating arrangement ofdielectric layers conductive layers Conductive layers dielectric core 132 and may form power and ground planes.Conductive layers conductive layers dielectric layers - A
dielectric layer 140 is formed betweenconductive layer 150 and capacitor structure 26 a, whereas adielectric layer 135 is formed betweenconductive layer 146 andcapacitor structure 26 b.Dielectric layers adjacent capacitor structures 26 b and 26 a, respectively. Multiple vias can be formed at chip attachsurface 131 and board attachsurface 133. In the example of FIG. 7, a via 152 filled with aconductive material 154 extends throughinterconnect assembly 130 andinterconnects contact pads surface 131 and board attachsurface 133, respectively. Thus, via 152 may provide I/O interconnection between a chip and a PWB. - Via160 extends from a
contact pad 162 formed on chip attachsurface 131 to contact firstconductive layer 28 a of capacitor structure 26 a. Similarly, via 164 extends from acontact pad 166 formed on board attachlayer 133 to contact firstconductive layers 28 b ofcapacitor structure 26 b. A buried via 168 extends throughinterconnect module 136 to interconnect firstconductive layers capacitor structures 26 a, 26 b. Thus, the combination ofvias surface 133 and chip attachsurface 131. - In the example of FIG. 7,
conductive layers surface 133 to chip attach surface 131): -
Layer 28 b: ground plane -
Layer 30 b: power plane - Layer146: signal plane
- Layer144: ground plane
- Layer148: power plane
- Layer150: signal plane
-
Layer 30 a: ground plane -
Layer 28 a: power plane - Conductive layers144, 146, 148, 150 can be formed from copper and have a thickness in the range of approximately 5 to 35 microns and, more preferably, 12 microns.
Dielectric layers Dielectric core 132 may be formed from a variety of materials such as BT (bis-maleimide triazine) glass or FR4, and have a thickness in the range of 250 to 750 microns and, more preferably, 500 microns.Conductive layers dielectric layers conductive layer 28 a and an inner surface ofcontact pad 156 may be less than approximately 50 microns. In the example of FIG. 7, the distance is approximately 20 microns. - Conductive layers28 a, 28 b, 30 a, 30 b can be pre-patterned or pre-drilled prior to lamination with the other layers of
interconnect module 130.Capacitor structures 26 a, 26 b of FIG. 7 may be constructed substantially as described in the examples of FIGS. 4-6, and thereby promote reduced power distribution impedance ininterconnect module 130. In general, one or more very thin, high dielectric constant laminates such ascapacitor structure 26 replace the center copper plane, or “core,” typically used in existing interconnect modules. The high dielectric constant and thin profile ofcapacitor structure 26 produces a very high capacitance that reduces impedance. In addition, the thin profile ofcapacitor structure 26 in combination with reductions in the thickness of the interconnect module from the capacitor structure to the contact pads on the chip attach surface further reduces impedance. - Reducing the number of layers between
capacitor structure 26 and the contact pads and the use of thin dielectric layers less than approximately 40 microns in thickness achieves reduced thickness. As mentioned above, manufacture ofcapacitor structure 26, in many applications, can be readily accomplished by first patterning the capacitor structure laminate to form clearances for vias where desired, and then constructing the package substrate outward from the capacitor structure laminate by adding additional layers, e.g., as described in U.S. Pat. Nos. 5,879,787 or 6,021,564, the entire content of each being incorporated herein by reference. -
- where C is capacitance, ∈0 is the permittivity of free space, ∈ is the relative dielectric constant, A is the area of the capacitor, and t is the thickness or distance between the parallel capacitor plates. Thus, in the case of an interconnect module, C is the capacitance formed by a pair of parallel conductive layers or planes.
- The capacitance can be increased by increasing the area, decreasing the dielectric thickness, increasing the dielectric constant, or any combination of the above. For the case of on-chip capacitors, unfortunately, increasing the area leads to a larger die, decreasing thickness leads to increased defect density, and increasing the dielectric constant increases on-chip signal propagation delay.
- Therefore, according the invention, the necessary capacitance is provided by a
laminated capacitor structure 26 embedded within the interconnect module. In general, it is desirable that the capacitor structure be placed physically as close to the chip attach surface as possible in an effort to minimize the series inductance to connect to the planes, while at the same time maximizing the capacitance of the capacitor structure plane pair. In addition, it is desirable that only as few circuitry layers as are necessary be formed between the plane pair and the chip connection, and that dielectric and conductive layer thicknesses be minimized. - Interconnect modules constructed according to the examples of FIGS.4-7 may further include structure designed to promote bonding reliability and resists deformation in the presence of thermal stresses. In particular, each interconnect module is made of the alternating laminates of conductive layers and dielectric layers, described above, that are selected to present on overall coefficient of thermal expansion (CTE) that nearly matches the CTE of the PWB.
- Additionally, as described in U.S. Pat. No. 5,983,974, the entire content of which is incorporated herein by reference, a stiffener ring may be adhered to the die attach surface of the interconnect device. The stiffener ring defines a cavity (or cavities) for the integrated circuit chip and any other devices, such as capacitors, that are attached on the same surface to the interconnect module.
- A lid may be bonded to the stiffener ring to enclose the chip within the interconnect module package. The lid may be made of material such as copper or may include a preform made from a metallic material, such as aluminum, disposed in which is a reinforcement material, such as silicon carbide. In this case, package is designed so that the CTE of the stiffening ring matches the CTE of the interconnect module and the lid. Further, the particular adhesives used to bond the stiffening ring are chosen to match their CTE to that of the substrate, ring and lid. Moreover, the substrate can be designed so that its CTE, at least in-part, matches that of the chip, and also that of the stiffening ring as described in U.S. Pat. No. 6,248,959, the entire content of which is incorporated herein by reference.
- A technique for quantifying a power distribution impedance figure of merit will now be described. The figure of merit can be used to classify the impedance characteristics of an interconnect module incorporating an extremely thin, high dielectric constant laminated capacitor structure, as described herein, in comparison to other interconnect modules. Other techniques for quantifying power distribution impedance may occur to those skilled in the art. Accordingly, the technique described herein is not to be considered limiting of the invention.
- For any high performance multi-layer package cross-section, there are a number of conductive planes dedicated to either power or ground. For purposes of the test described herein, all of the power planes are assigned to one voltage and all the ground planes to another, with the intent of calculating the frequency dependent input impedance. Although an interconnect module may not be implemented in this manner, due to multiple voltage requirements, this assumption simplifies analysis of the power distribution impedance.
- The measurement problem can be divided into two components: ground impedance and power impedance. The power and ground impedances typically will be different due to the physical configuration of
interconnect module 36. For example, the power and ground planes, e.g., first and secondconductive layers interconnect module 36 and, as a result, at different distances from contact pads on chip attachsurface 39. - First, it is assumed that the frequency is high enough that the power and ground planes can be treated as transmission lines. This should be a good approximation for operating frequencies in excess of 200 megahertz. Accordingly, transverse electromagnetic (TEM) propagation can be assumed, which allows the characteristic impedance for the planes to be estimated based on the dielectric constant of the material in
dielectric layer 32, the associated spacing to the surroundingconductive layers - 1. Estimate the intrinsic TEM propagation delay Td as follows:
- Td={square root}{square root over (∈r)}/c,
- where ∈r is relative dielectric constant and c is the speed of light.
- 2. Calculate the transmission line quarter wavelength:
- l=0.25/(f*Td),
- where l is length, and f is the frequency of analysis.
- 3. Calculate the applicable package area:
- If l>Body_Size/2
- A=(Body_size)2
- Else
- A=π*l 2,
- where Body_Size represents the outline of the package.
- 4. Calculate the capacitance to adjacent planes:
- a. First adjacent plane
- C 1=∈r*∈0 *A/Plane_separation1,
- where Plane_separation1 represents the distance between a first conductive layer and the chip.
- b. Second adjacent plane, if present
- C 2=∈r*∈0 *A/Plane_separation2
- where Plane_separation2 represents the distance between a second conductive layer and the chip.
- c. Total capacitance
- C=C 1 +C 2
- 5. Calculate the impedance of the plane
- Z=l*Td/C,
- wherein Z is the total impedance, C is the total capacitance produced by all planes between the chip and the power or ground plane, and Td is the TEM propagation delay, and l is the length calculated above.
-
- where:
- d=via pair pitch,
- a=via radius,
- t=length of via,
- μ0=permeability of free space, and
- μr=relative permeability, typically 1.0.
- This calculation of inductance is repeated for each subsequent power or ground plane layer until a connection is made between the chip die and the bottom-most ground plane.
- Repeating the power/ground impedance model calculation is a matter of joining the transmission lines and the inductors, both as calculated above, into a network. To solve the network, the transmission lines are treated as frequency-independent resistors terminated in ground. Standard circuit analysis techniques then can be used to solve for the input impedance. The input impedance calculation is repeated for both the power and ground networks. Then, the figure of merit can be defined as the average of the power impedance and the ground impedance.
- Set forth in Table 1 below are figures of merit for power distribution impedance for a number of different interconnect module constructions, including interconnect modules incorporating a thin, high dielectric constant capacitor structure as described herein and other interconnect modules without such a capacitor structure. Table 1 indicates the impedance figure of merit over a range of operating frequencies from 500 megahertz to 5 gigahertz.
TABLE 1 IMPEDANCE (OHMS) vs. FREQUENCY (GHz) INTERCONNECT 0.5 1 2 3 4 5 Type Cross-section GHz GHz GHz GHz GHz GHz 7-Layer Gspgpsg 0.42 0.67 1.13 1.75 2.51 3.33 (58 μm) 7-Layer VIP Gspgpsg 0.31 0.51 0.88 1.36 1.93 2.53 (36 μm) *8-Layer gsp[gp]gsp 0.35 0.62 1.10 1.69 2.35 3.08 HiDk (58 μm) *8-Layer gsp[gp]gsp 0.27 0.48 0.86 1.32 1.85 2.39 HiDk (36 μm) *8-Layer Xgsp[gp]gspX 0.25 0.46 0.81 1.25 1.75 2.26 HiDk/VIP (36 μm) *2-4-2 ps[gp][gp]sg 0.14 0.26 0.48 0.74 1.01 1.30 Buildup HiDk 4-2-4 Pgspgspg 0.16 0.26 0.43 0.67 0.95 1.26 Buildup 5-Layer Psgsp 0.62 0.85 1.27 2.00 2.99 4.13 (58 μm) 5-Layer VIP Psgsp 0.44 0.62 0.97 1.51 2.23 3.03 (36 μm) *6-Layer ps[gp]sg 0.29 0.53 0.99 1.51 2.08 2.66 HiDk (58 μm) *6-Layer ps[gp]sg 0.23 0.43 0.80 1.21 1.67 2.13 HiDk (36 μm) *6-Layer Xps[gp]sgX 0.22 0.40 0.75 1.14 1.56 2.00 HiDk/VIP (36 μm) *4-Layer s[gp]s 0.23 0.44 0.87 1.30 1.75 2.20 HiDk (58 μm) *4-Layer s[gp]s 0.19 0.36 0.74 1.12 1.50 1.88 HiDk (36 μm) *4-Layer Xs[gp]sX 0.18 0.35 0.69 1.04 1.40 1.76 HiDk/VIP (36 μm) Thin Film X[gp] 0.05 0.10 0.20 0.30 0.41 0.52 on Ceramic Substrate - designation “VIP” refers to a “via-in-pad” construction in which the interconnect module includes in the number of conductive layers those layers made up on contact pads associated with vias in the chip attach and board attach surfaces.
- The designation “HiDk” refers to a construction that incorporates a thin, high dielectric constant capacitor structure in accordance with the invention. Some constructions are both VIP and HiDk constructions. The “Buildup” designation refers to a construction in which layers are built about a 500 micron dielectric. In one case, designated 2-4-2 Buildup HiDk, an HiDk capacitor structure is added to a conventional buildup core. Each HiDk construction includes a “y-x-y” designation, where the x indicates how many conductive layers form the HiDk capacitor structure core, and the y indicates how many additional conductive layers are formed on either side of the HiDk core.
- Any thicknesses in parentheses indicate the thicknesses of the intervening dielectric layers that separate the conductive layers in the pertinent interconnect module. In Table 1, all of the conductive layers are 12 micron copper. Given the qualifications above, the “5-layer (58 micron)” designation in the Type column indicates that the interconnect module under consideration has five conductive layers separated by 58-micron dielectric layers.
- The “Cross-section” column in Table 1 indicates the arrangement of ground, power, signal, and contact pad layers in the interconnect module. The designation “s” indicates a signal layer, “g” indicates a ground plane layer, “p” indicates a power plane layer, X indicates a via-in-pad (VIP) layer, and [gp] indicates a power-ground plane pair formed by a HiDk capacitor structure.
- In Table 1, each “HiDk” module constructed according to the invention is further identified with an asterisk (*). As is apparent from Table 1, with the exception of the 8-layer HiDk (58 micron) construction, the HiDk construction universally produces a power distribution impedance that is less than or equal to approximately 0.60 ohms for operating frequencies that are greater than or equal to approximately 1.0 gigahertz.
- Given the figure of merit calculation outlined above, the 8-layer HiDk (36 micron) construction, for example, produces a power distribution impedance of approximately 0.48 ohms at 1.0 gigahertz. Similarly, the 8-layer HiDk/VIP construction produces an impedance of 0.46 ohms at 1.0 gigahertz. Even the 6-layer HiDk (58 micron) construction produces an impedance of 0.53 ohms at 1.0 gigahertz. Notably, as the number of layers decreases, the impedance becomes quite low. In the case of a 4-layer HiDk VIP construction, for example, the impedance is 0.35 ohms at 1.0 gigahertz. The 2-4-2 Buildup HiDk construction produces, for example, an impedance of 0.26 ohms at 1.0 gigahertz. In each case, the lower impedance promotes higher speed switching.
- The last row of Table 1 represents an embodiment in which a thin film is formed on a ceramic substrate and combined with a capacitor structure as described herein to realize an interconnect module with reduced power distribution impedance.
- Basic methods suitable for manufacturing interconnect modules with cross sections as described herein are disclosed in U.S. Pat. Nos. 5,879,787 and 6,021,564, as mentioned above. The following example describes a representative method for additionally producing a patterned high dielectric constant laminate, i.e., a capacitor structure as described with reference to FIGS.1-7 above, for incorporation in an interconnect module to achieve reduced power distribution impedance. This example involves the use of a laminated capacitor structure comprising approximately 18 micron copper foil on either side of a high dielectric constant material that is approximately 8 microns in thickness.
- First, the capacitor structure is formed. Copper foil substrates available from Carl Schenk A G, Nurenberg, Germany, are provided having a thickness of 18 microns, an anneal temperature of 140° centigrade and an average surface roughness (RMS) of 8 nm. Chemisorbed materials are removed in an oxygen/argon plasma using a device available from Plasma Science, Foster City, Calif., with a residence time of about six minutes. Particular debris is removed with a vacuum/ultrasonic web cleaner commercially available from Web Systems, Inc. of Boulder, Colo., under the trade designation “Ultracleaner.”
- Next, 6.4 grams of an epoxy commercially available from Shell Chemical Company, of Houston, Tex., under the trade designation Epon® 1001F and 1.6 grams of an epoxy commercially available from Shell Chemical Company under the trade designation Epon® 1050 were dissolved in 18 g of methyl ethyl ketone (MEK) and 35 g of methyl isobutyl ketone (MBK), both of which are commercially available from Aldrich Chemical, Milwaukee, Wis. 0.8 g of dispersant, a copolymer of polyester and polyamine, commercially available from ICI America, Wilmington, Del., under the trade designation “Hypermeer PS3” was added to the mixture.
- 47 g of barium titanate particles having an average particle size of 0.2 microns, commercially available from Cabot Performance Materials, Boyertown, Pa., under the trade designation, “BT-8,” which had been heated in air at 350 degrees centigrade for 15 hours, were added slowly using a Ross laboratory mixer/emulsifier commercially available from Charles Ross & Sons, Hauppauge, N.Y., with a rotor/stator head running at 2000 revolutions per minute (rpm). Once all of the barium titanate was added, the speed was increased to 6000 rpm and the barium titanate was dispersed for twenty minutes in a container cooled in an ice bath to prevent heating the blend. The resulting blend was 55% solids by weight; the volume ratio of barium titanate to epoxy was 55:45.
- The blend was allowed to sit undisturbed overnight to allow poorly dispersed agglomerates to settle. The blend was then filtered through a 2 micron stainless steel mesh filter to form a first blend. The weight percent solids of the first blend was measured at 53% and the volume percent loading of barium titanate in the first blend was measured at 53%; both measurements were made gravimetrically.
- Then, 8.4 g of a 70% by weight solution of Epon® 1001 F in MEK, 1.8 g of an 80% by weight solution of Epon® 1050 in MEK, and 5.4 g of a 5% by weight solution of 2,4,6-tris(dimethylaminomethyl)phenol were filtered through a 0.45 micron filter and then added to 236 g of the first blend to form the second blend. The blend was made homogeneous by stirring or letting the container roller on a ball mill (without balls). Final solids content of the second blend was 43% by weight. The second blend was deaerated using an ultrasonic bath for five minutes.
- The second blend was separately coated with a microgravure coater (in a cleanroom) onto two copper foils using a web speed of 25 feet/minute (12.7 cm/sec) and a gravure roll speed of 40 feet/minute (20 cm/sec). Gravure rolls were chosen to give a dry coating thickness of from 1 to 1.5 microns. The coating was dried at 95 degrees centigrade and then wound onto a core to form a roll.
- The two blend-coated copper foils were then laminated together, in a cleanroom, coating side to coating side using a laminator commercially available from Western Magnum, El Segundo, Calif., with 150° centigrade rollers at 15 inches/minute (0.64 cm/sec) speed, and an air pressure to the rollers at 20 psi (140 kPa). The laminate was cured in air at 180 degrees centigrade for eighty minutes.
- The cured laminate was tested using the 90 degree peel test described in the IPC Test Method Manual, IPC-TM-650, test number 2.4.9 dated October 1988, published by the Institute for Interconnecting and Packaging Electronic Circuits. A force of 3.4 pounds/inch (600 N/m) was required to separate the copper foils. The cured laminate was also tested for capacitance by the following test method: A 2 cm by 2 cm electrode was etched onto one side of the laminate using standard photolithographic and copper etching procedures and the capacitance was measured at 1 kilohertz using an LCR meter available from Hewlett Packard, Palo Alto, Calif., having model number 4261A. The measured capacitance was 6 nF/cm2 with a dissipation factor of 0.004.
- Next, a sheet of the resulting capacitor laminate was cut to size according to the dimensions of the interconnect module. An exemplary size is 33 millimeters by 33 millimeters. The laminate was trimmed and tooling holes were formed in the laminate using a punch. Fiducials for photolithography alignment, which may be through holes of approximately 300 microns in diameter, were then lased into the punched laminate sheet using the tooling holes as the alignment points.
- Each of the two copper foils in the laminate was then coated with type 7025 15.75 inch wide photoresist. After trimming the excess photoresist from the edges of the laminate, the photoresist-coated tooling holes were pierced. Then, the Proform® 7700 printer with auto alignment was used to image the photoresist on both foils at standard exposure energy. The photoresist was then developed using a sodium carbonate solution and standard settings. Then, the clearances in the copper foils were etched with cupric chloride solution and standard settings. The photoresist was stripped with potassium hydroxide using standard settings, except that the stripper pressure should be lowered to 20 psi and less aggressive drying may be advisable to avoid damage to any of the exposed dielectric layer.
- The exposed copper surfaces of the laminate were treated to increase adhesion in the subsequent, sequential lamination steps. Example treatments for promoting surface adhesion include brown or black oxide, Co-Bra® Bond treatment, or application of an adhesion promoter such as aminopropyl silane.
- After formation, the capacitor laminate was processed within an interconnect module package as if it were a patterned copper sheet. In particular, the capacitor laminate was added within the center of other copper and dielectric layers in an alternating stack, and placed in a press that applied a laminate force. The copper layers were placed adjacent to layers, which were in a b-stage when pressed to facilitate the lamination process, yielding a unitary, multi-layered structure having a HiDk capacitor structure core with outer dielectric and conductive layers. Multiple laminations may be used in order to incorporate higher circuit layer counts or various blind and buried via structures.
- During lamination, dielectric material from the adjacent layers flowed into and filled the openings between the patterned conductive layers. The dielectric layers were made of an organic PTFE-based material. Blind and buried vias were formed in the interconnect module structure by drilling at different stages of assembly to provide interconnections between contact pads and power and ground planes. The vias were drilled using a laser drilling technique. In particular, a Nd:YAG pulsed laser was used at either the third or fourth harmonic to produce an ultraviolet beam at either 266 nm or 355 nm, as described in U.S. Pat. No. 5,879,787.
- To interconnect conductive layers, the blind and buried vias were plated in stages with a conductive material using known plating techniques such as electroless plating followed by electrolytic plating to define conductive paths through the laminate. Following plating, the outer conductive layers were patterned using standard photolithographic techniques to form the contact pads. The contact pads were used to make I/O connections and power/ground plane connections. Upon assembly of the interconnect module, including the laminated HiDk capacitor structure, a chip was added to the chip attach surface by reflowing an array of solder balls on the chip to bond them to corresponding contact pads on the chip attach surface, and the resultant structure then placed over a PWB for solder ball connection.
- In another example, capacitor structure was formed with a dispersion as described in above-referenced U.S. application Ser. No. 09/902,302. In particular, a dispersion as indicated below in Table 2 was coated onto a copper foil using a gravure or die coating technique.
TABLE 2 Component Grams Epon ® 1001F epoxy + Epon ® 1050 epoxy 16.0 9,9-bis(3-chloro-4-aminophenyl) fluorine 4.0 Barium Titanate, 0.2 micron (Cabot Performance Materials) 78.7 PS3 polyester/polyamine copolymer dispersant (Uniquema) 1.3 5-aminobenzotriazole 0.08 - Dry thicknesses of the dielectric ranged from approximately 2.0 to 5.0 microns. The coating was dried to a tack-free surface, and then wound into rolls. Two rolls were laminated, coated side by side, using two heated nip rollers. A standard photoresist laminator was used. The laminated material was cured at 180 degrees centigrade for 1.5 to 2.5 hours. The cured panels were patterned on one or both sides using conventional photoresist and etchant to produce individual capacitor structures.
- As another example of the fabrication of a capacitor structure suitable for use in an interconnect module, a dispersion as described in above-referenced U.S. application Ser. No. 09/902,302 and Table 3 below was coated onto a copper foil.
TABLE 3 Component Gramsa Gramsb Epon ® 1001F epoxy 20.2 16.2 Epon ® 1050 epoxy 5.0 4.0 9,9-bis(3-chloro-4-aminophenyl) fluorine 0 5.1 Barium Titanate, 0.2 micron 100 100 (Cabot Performance Materials) PS3 polyester/polyamine copolymer 1.8 1.8 dispersant (Uniquema) Methyl ethyl ketone/methyl isobutyl ketone (4:6) 127 127 2,4,6-tris(dimethylaminomethyl)phenol 0.25 0.025 or 0 - The above dispersions were coated using a gravure or die coating technique. Adhesion promoting agents may be coated onto the substrate prior to coating by the epoxy. Typically, a dilute solution, e.g., 0.05 to 0.15% by weight in an alcohol such as methanol, is applied by standard coating techniques and the substrate dried. Dry thicknesses of the dielectric ranged from approximately 2.0 to 5.0 microns. The coating was dried to a tack-free surface, and then wound into rolls. Two rolls were subsequently laminated, coated side by side, using two heated nip rollers in a standard photoresist laminator. The laminated material was cured at 180 degrees centigrade for approximately two hours. The cured panels were then patterned on one or both sides using conventional photoresist and etchant to produce individual capacitors.
- In another example, another dispersion as described in above-referenced U.S. application Ser. No. 09/902,302 and Table 3 below was coated onto a copper foil.
TABLE 4 Component Gramsa Gramsb Epon ® 1001F + Epon ® 1050 epoxy 16.0 16.8 9,9-bis(3-chloro-4-aminophenyl) fluorine 4.0 3.2 Amine equivalent/epoxy equivalent ratio 1:1 0.6:1 Barium Titanate, 0.2 micron 78.7 78.7 (Cabot Performance Materials) PS3 polyester/polyamine copolymer 1.8 1.8 dispersant (Uniquema) 5-aminobenzotriazole catalyst 0.08 0 Initial Cure Temperature (degrees C) 180 225 Adhesion after initial cure (pounds per inch) 4.4 3.4 Adhesion after six hours at 225 degrees C. 2.0 4.0 (pounds per inch) - This example compares two capacitor structures with the same raw materials, but with changes in the ratio of fluorene compound to epoxy, presence of a catalyst, and the initial cure temperature. The above dispersions were coated and laminated as in Examples 2 and 3 above. Dry thicknesses of the dielectric ranged from approximately 2.0 to 5.0 microns.
- Various embodiments of the invention have been described. These and other embodiments are within the scope of the following claims. For example, the embodiments of the invention described herein may be used in combination with any of the additional structure or processes described in the following U.S. patents, the entire content of each of which is incorporated herein by reference: U.S. Pat. No. 5,888,630, U.S. Pat. No. 6,018,196, U.S. Pat. No. 5,983,974, U.S. Pat. No. 5,836,063, U.S. Pat. No. 5,731,047, U.S. Pat. No. 5,841,075, U.S. Pat. No. 5,868,950, U.S. Pat. No. 5,888,631, U.S. Pat. No. 5,900,312, U.S. Pat. No. 6,011,697, U.S. Pat. No. 6,021,564, U.S. Pat. No. 6,103,992, U.S. Pat. No. 6,127,250, U.S. Pat. No. 6,143,401, U.S. Pat. No. 6,183,592, U.S. Pat. No. 6,203,891, and U.S. Pat. No. 6,248,959.
Claims (63)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/199,926 US6847527B2 (en) | 2001-08-24 | 2002-07-19 | Interconnect module with reduced power distribution impedance |
TW091119135A TW559955B (en) | 2001-08-24 | 2002-08-23 | Interconnect module with reduced power distribution impedance |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US31490501P | 2001-08-24 | 2001-08-24 | |
US10/199,926 US6847527B2 (en) | 2001-08-24 | 2002-07-19 | Interconnect module with reduced power distribution impedance |
Publications (3)
Publication Number | Publication Date |
---|---|
US20040012938A1 true US20040012938A1 (en) | 2004-01-22 |
US20040170006A9 US20040170006A9 (en) | 2004-09-02 |
US6847527B2 US6847527B2 (en) | 2005-01-25 |
Family
ID=23221997
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/199,926 Expired - Lifetime US6847527B2 (en) | 2001-08-24 | 2002-07-19 | Interconnect module with reduced power distribution impedance |
Country Status (12)
Country | Link |
---|---|
US (1) | US6847527B2 (en) |
EP (1) | EP1419528B1 (en) |
JP (1) | JP2005501415A (en) |
KR (1) | KR100896548B1 (en) |
CN (1) | CN100578774C (en) |
AT (1) | ATE343222T1 (en) |
AU (1) | AU2002326733A1 (en) |
CA (1) | CA2456769A1 (en) |
DE (1) | DE60215518T2 (en) |
DK (1) | DK1419528T3 (en) |
TW (1) | TW559955B (en) |
WO (1) | WO2003019656A2 (en) |
Cited By (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040104463A1 (en) * | 2002-09-27 | 2004-06-03 | Gorrell Robin E. | Crack resistant interconnect module |
US6867124B1 (en) * | 2003-12-04 | 2005-03-15 | Intel Corporation | Integrated circuit packaging design and method |
US20050093173A1 (en) * | 2003-11-05 | 2005-05-05 | Lsi Logic Corporation | Semiconductor package having dicrete non-active electrical components incorporated into the package |
US20060149278A1 (en) * | 2004-11-24 | 2006-07-06 | Abdou Amy M | Devices and methods for inter-vertebral orthopedic device placement |
US20060220255A1 (en) * | 2005-03-29 | 2006-10-05 | Fujitsu Limited | Terminal layer setting method for semiconductor circuit having a plurality of circuit layers, storage media storing terminal layer setting program, storage media storing a wiring terminal extension processing program and terminal extending component used for setting of the terminal layer |
EP1777746A2 (en) * | 2005-10-21 | 2007-04-25 | E.I. Dupont De Nemours And Company | A package having an array of embedded capacitors for power delivery and decoupling of high speed input/output circuit and methods of forming thereof |
US20070093828A1 (en) * | 2005-10-07 | 2007-04-26 | Abdou M S | Devices and methods for inter-vertebral orthopedic device placement |
US20080115965A1 (en) * | 2006-10-16 | 2008-05-22 | Huajun Lu | Method and System for Placing Multiple Loads in a High-Speed System |
EP1936682A1 (en) * | 2005-10-14 | 2008-06-25 | Ibiden Co., Ltd. | Printed wiring board |
US20090102045A1 (en) * | 2007-10-17 | 2009-04-23 | Phoenix Precision Technology Corporation | Packaging substrate having capacitor embedded therein |
US20090140400A1 (en) * | 2007-12-03 | 2009-06-04 | E.I. Du Pont De Nemours And Company | Method of Mid-Frequency Decoupling |
US20100058580A1 (en) * | 2008-09-06 | 2010-03-11 | Farhang Yazdani | Stacking Integrated Circuits containing Serializer and Deserializer Blocks using Through Silicon Via |
US20100175916A1 (en) * | 2004-09-22 | 2010-07-15 | Digi International Inc. | Method and Apparatus for Configurable Circuitry |
US20140116759A1 (en) * | 2012-10-26 | 2014-05-01 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
US9565762B1 (en) * | 2013-12-06 | 2017-02-07 | Marvell Israel (M.I.S.L) Ltd. | Power delivery network in a printed circuit board structure |
WO2017140737A1 (en) * | 2016-02-18 | 2017-08-24 | Infineon Technologies Ag | Pcb based semiconductor package with impedance matching network elements integrated therein |
US9818680B2 (en) | 2011-07-27 | 2017-11-14 | Broadpak Corporation | Scalable semiconductor interposer integration |
US20180035543A1 (en) * | 2016-07-29 | 2018-02-01 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Component Carrier With a Bypass Capacitance Comprising Dielectric Film Structure |
US9893004B2 (en) | 2011-07-27 | 2018-02-13 | Broadpak Corporation | Semiconductor interposer integration |
US9924597B2 (en) | 2014-02-21 | 2018-03-20 | Mitsui Mining & Smelting Co., Ltd. | Copper clad laminate for forming of embedded capacitor layer, multilayered printed wiring board, and manufacturing method of multilayered printed wiring board |
US10026720B2 (en) | 2015-05-20 | 2018-07-17 | Broadpak Corporation | Semiconductor structure and a method of making thereof |
US20180359845A1 (en) * | 2017-06-13 | 2018-12-13 | Samsung Electronics Co., Ltd. | Circuit board for reducing transmitting loss and electronic device therewith |
US10217708B1 (en) * | 2017-12-18 | 2019-02-26 | Apple Inc. | High bandwidth routing for die to die interposer and on-chip applications |
US10362677B2 (en) * | 2016-02-03 | 2019-07-23 | Fujitsu Limited | Capacitor built-in multilayer wiring substrate and manufacturing method thereof |
CN110729265A (en) * | 2019-10-21 | 2020-01-24 | 青岛海信宽带多媒体技术有限公司 | Optical module and optical network device |
US10543107B2 (en) | 2009-12-07 | 2020-01-28 | Samy Abdou | Devices and methods for minimally invasive spinal stabilization and instrumentation |
US10548740B1 (en) | 2016-10-25 | 2020-02-04 | Samy Abdou | Devices and methods for vertebral bone realignment |
US10575961B1 (en) | 2011-09-23 | 2020-03-03 | Samy Abdou | Spinal fixation devices and methods of use |
US10695105B2 (en) | 2012-08-28 | 2020-06-30 | Samy Abdou | Spinal fixation devices and methods of use |
US10857003B1 (en) | 2015-10-14 | 2020-12-08 | Samy Abdou | Devices and methods for vertebral stabilization |
WO2020256774A1 (en) * | 2019-06-17 | 2020-12-24 | Western Digital Technologies, Inc. | Return path cavity for single ended signal via |
US10973648B1 (en) | 2016-10-25 | 2021-04-13 | Samy Abdou | Devices and methods for vertebral bone realignment |
US11006982B2 (en) | 2012-02-22 | 2021-05-18 | Samy Abdou | Spinous process fixation devices and methods of use |
US11134575B2 (en) * | 2019-09-30 | 2021-09-28 | Gentherm Gmbh | Dual conductor laminated substrate |
US11173040B2 (en) | 2012-10-22 | 2021-11-16 | Cogent Spine, LLC | Devices and methods for spinal stabilization and instrumentation |
US11179248B2 (en) | 2018-10-02 | 2021-11-23 | Samy Abdou | Devices and methods for spinal implantation |
CN114980498A (en) * | 2022-05-09 | 2022-08-30 | 江西福昌发电路科技有限公司 | High-density interconnection printed board and processing method thereof |
TWI778260B (en) * | 2019-04-09 | 2022-09-21 | 矽品精密工業股份有限公司 | Package stack structure, manufacturing method and carrier module thereof |
Families Citing this family (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW586205B (en) * | 2001-06-26 | 2004-05-01 | Intel Corp | Electronic assembly with vertically connected capacitors and manufacturing method |
US7064447B2 (en) * | 2001-08-10 | 2006-06-20 | Micron Technology, Inc. | Bond pad structure comprising multiple bond pads with metal overlap |
US7323767B2 (en) * | 2002-04-25 | 2008-01-29 | Micron Technology, Inc. | Standoffs for centralizing internals in packaging process |
WO2003100800A1 (en) * | 2002-05-24 | 2003-12-04 | Philips Intellectual Property & Standards Gmbh | Decoupling module for decoupling high-frequency signals from a power supply line |
US7438969B2 (en) * | 2002-07-10 | 2008-10-21 | Ngk Spark Plug Co., Ltd. | Filling material, multilayer wiring board, and process of producing multilayer wiring board |
TW200404484A (en) * | 2002-09-02 | 2004-03-16 | Furukawa Circuit Foil | Copper foil for soft circuit board package module, for plasma display, or for radio-frequency printed circuit board |
AU2003259016A1 (en) * | 2002-10-03 | 2004-04-23 | Amplus Communication Pte Ltd | Radio frequency transceivers |
US7023707B2 (en) * | 2003-01-30 | 2006-04-04 | Endicott Interconnect Technologies, Inc. | Information handling system |
US7035113B2 (en) * | 2003-01-30 | 2006-04-25 | Endicott Interconnect Technologies, Inc. | Multi-chip electronic package having laminate carrier and method of making same |
US7476813B2 (en) * | 2003-05-14 | 2009-01-13 | Rambus Inc. | Multilayer flip-chip substrate interconnect layout |
WO2005008733A2 (en) * | 2003-07-14 | 2005-01-27 | Avx Corporation | Modular electronic assembly and method of making |
JP4700332B2 (en) * | 2003-12-05 | 2011-06-15 | イビデン株式会社 | Multilayer printed circuit board |
EP1538640B1 (en) | 2003-12-05 | 2016-11-16 | NGK Spark Plug Co., Ltd. | Capacitor and method for manufacturing the same |
TW201106828A (en) * | 2004-02-04 | 2011-02-16 | Ibiden Co Ltd | Multilayer printed wiring board |
US7478472B2 (en) * | 2004-03-03 | 2009-01-20 | Endicott Interconnect Technologies, Inc. | Method of making circuitized substrate with signal wire shielding |
EP1578179A3 (en) * | 2004-03-16 | 2006-05-03 | E.I. du Pont de Nemours and Company | Thick-film dielectric and conductive compositions |
US7489517B2 (en) * | 2004-04-05 | 2009-02-10 | Thomas Joel Massingill | Die down semiconductor package |
EP1705972A4 (en) * | 2004-04-28 | 2010-05-19 | Ibiden Co Ltd | Multilayer printed wiring board |
US7064427B2 (en) * | 2004-06-07 | 2006-06-20 | Industrial Technology Research Institute | Buried array capacitor and microelectronic structure incorporating the same |
US7335608B2 (en) * | 2004-09-22 | 2008-02-26 | Intel Corporation | Materials, structures and methods for microelectronic packaging |
DE102004049485B3 (en) * | 2004-10-11 | 2005-12-01 | Siemens Ag | Electrical circuit with a multilayer printed circuit board |
US7495887B2 (en) * | 2004-12-21 | 2009-02-24 | E.I. Du Pont De Nemours And Company | Capacitive devices, organic dielectric laminates, and printed wiring boards incorporating such devices, and methods of making thereof |
US20060131616A1 (en) * | 2004-12-21 | 2006-06-22 | Devaney Douglas E | Copperless flexible circuit |
US7541265B2 (en) * | 2005-01-10 | 2009-06-02 | Endicott Interconnect Technologies, Inc. | Capacitor material for use in circuitized substrates, circuitized substrate utilizing same, method of making said circuitized substrate, and information handling system utilizing said circuitized substrate |
US7548432B2 (en) * | 2005-03-24 | 2009-06-16 | Agency For Science, Technology And Research | Embedded capacitor structure |
US20060289976A1 (en) * | 2005-06-23 | 2006-12-28 | Intel Corporation | Pre-patterned thin film capacitor and method for embedding same in a package substrate |
US7429510B2 (en) * | 2005-07-05 | 2008-09-30 | Endicott Interconnect Technologies, Inc. | Method of making a capacitive substrate using photoimageable dielectric for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate |
US7485968B2 (en) * | 2005-08-11 | 2009-02-03 | Ziptronix, Inc. | 3D IC method and device |
TWI295098B (en) * | 2005-08-19 | 2008-03-21 | Via Tech Inc | Method for analyzing power distribution system and related techniques |
JP2007109825A (en) * | 2005-10-12 | 2007-04-26 | Nec Corp | Multilayer wiring board, semiconductor device using the same, and their manufacturing methods |
US7504706B2 (en) * | 2005-10-21 | 2009-03-17 | E. I. Du Pont De Nemours | Packaging having an array of embedded capacitors for power delivery and decoupling in the mid-frequency range and methods of forming thereof |
US7576995B2 (en) * | 2005-11-04 | 2009-08-18 | Entorian Technologies, Lp | Flex circuit apparatus and method for adding capacitance while conserving circuit board surface area |
US7919804B2 (en) * | 2005-11-08 | 2011-04-05 | Oracle America, Inc. | Power distribution for high-speed integrated circuits |
US7670919B2 (en) | 2005-12-30 | 2010-03-02 | Intel Corporation | Integrated capacitors in package-level structures, processes of making same, and systems containing same |
TWI286049B (en) * | 2006-04-04 | 2007-08-21 | Advanced Semiconductor Eng | Circuit substrate |
US20080068818A1 (en) * | 2006-09-19 | 2008-03-20 | Jinwoo Choi | Method and apparatus for providing ultra-wide band noise isolation in printed circuit boards |
US20080157267A1 (en) * | 2006-12-29 | 2008-07-03 | Texas Instruments | Stacked Printed Devices on a Carrier Substrate |
US7646082B2 (en) * | 2007-05-22 | 2010-01-12 | International Business Machines Corporation | Multi-layer circuit substrate and method having improved transmission line integrity and increased routing density |
US20090156715A1 (en) * | 2007-12-14 | 2009-06-18 | Thomas Eugene Dueber | Epoxy compositions comprising at least one elastomer and methods relating thereto |
US8395902B2 (en) * | 2008-05-21 | 2013-03-12 | International Business Machines Corporation | Modular chip stack and packaging technology with voltage segmentation, regulation, integrated decoupling capacitance and cooling structure and process |
US20090296310A1 (en) * | 2008-06-03 | 2009-12-03 | Azuma Chikara | Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors |
US8125766B2 (en) * | 2008-06-13 | 2012-02-28 | Kemet Electronics Corporation | Concentrated capacitor assembly |
KR20100002596A (en) * | 2008-06-30 | 2010-01-07 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the same |
US20100012354A1 (en) * | 2008-07-14 | 2010-01-21 | Logan Brook Hedin | Thermally conductive polymer based printed circuit board |
US7958789B2 (en) * | 2008-08-08 | 2011-06-14 | Tokai Rubber Industries, Ltd. | Capacitive sensor |
TWI347810B (en) * | 2008-10-03 | 2011-08-21 | Po Ju Chou | A method for manufacturing a flexible pcb and the structure of the flexible pcb |
JP5304185B2 (en) * | 2008-11-10 | 2013-10-02 | 富士通株式会社 | Printed wiring board and electronic device |
TWI389279B (en) * | 2009-01-23 | 2013-03-11 | Unimicron Technology Corp | Printed circuit board structure and fabrication method thereof |
KR101679896B1 (en) | 2009-05-01 | 2016-11-25 | 쓰리엠 이노베이티브 프로퍼티즈 컴파니 | Passive electrical article |
US20110248283A1 (en) * | 2010-04-07 | 2011-10-13 | Jianjun Cao | Via structure of a semiconductor device and method for fabricating the same |
US8572840B2 (en) | 2010-09-30 | 2013-11-05 | International Business Machines Corporation | Method of attaching an electronic module power supply |
US8982577B1 (en) * | 2012-02-17 | 2015-03-17 | Amkor Technology, Inc. | Electronic component package having bleed channel structure and method |
US20150001732A1 (en) * | 2013-06-27 | 2015-01-01 | Debendra Mallik | Silicon space transformer for ic packaging |
CN106257661B (en) * | 2015-06-16 | 2019-03-05 | 华为技术有限公司 | Chip packaging carrying plate, chip and circuit board |
US9953941B2 (en) | 2015-08-25 | 2018-04-24 | Invensas Bonding Technologies, Inc. | Conductive barrier direct hybrid bonding |
CN106658964A (en) * | 2015-10-28 | 2017-05-10 | 碁鼎科技秦皇岛有限公司 | Circuit board and production method thereof |
CN106658965A (en) * | 2015-10-30 | 2017-05-10 | 碁鼎科技秦皇岛有限公司 | Carrier plate and manufacturing method thereof |
SG11201805911UA (en) * | 2016-09-02 | 2018-08-30 | R&D Circuits Inc | Method and structure for a 3d wire block |
CN210579551U (en) * | 2016-12-02 | 2020-05-19 | 株式会社村田制作所 | Multilayer wiring board |
FR3060255B1 (en) * | 2016-12-12 | 2019-07-19 | Institut Vedecom | METHOD FOR INTEGRATING PARALLELABLE POWER CHIPS AND ELECTRONIC POWER MODULES |
KR200485246Y1 (en) | 2017-03-09 | 2017-12-13 | (주) 고송이엔지 | Wet type auto cutting laminating apparatus for bonding board and film |
US11172580B2 (en) * | 2017-07-24 | 2021-11-09 | Rosemount Aerospace Inc. | BGA component masking dam and a method of manufacturing with the BGA component masking dam |
US10840205B2 (en) | 2017-09-24 | 2020-11-17 | Invensas Bonding Technologies, Inc. | Chemical mechanical polishing for hybrid bonding |
US11056348B2 (en) | 2018-04-05 | 2021-07-06 | Invensas Bonding Technologies, Inc. | Bonding surfaces for microelectronics |
US11393779B2 (en) | 2018-06-13 | 2022-07-19 | Invensas Bonding Technologies, Inc. | Large metal pads over TSV |
WO2019241417A1 (en) | 2018-06-13 | 2019-12-19 | Invensas Bonding Technologies, Inc. | Tsv as pad |
US11011494B2 (en) | 2018-08-31 | 2021-05-18 | Invensas Bonding Technologies, Inc. | Layer structures for making direct metal-to-metal bonds at low temperatures in microelectronics |
US11158573B2 (en) | 2018-10-22 | 2021-10-26 | Invensas Bonding Technologies, Inc. | Interconnect structures |
TWI713984B (en) * | 2019-01-28 | 2020-12-21 | 和碩聯合科技股份有限公司 | Method for calculating impedance of conductor |
CN111799242A (en) * | 2019-04-09 | 2020-10-20 | 矽品精密工业股份有限公司 | Package stack structure, method for fabricating the same and carrier assembly |
CN110600440B (en) * | 2019-05-13 | 2021-12-14 | 华为技术有限公司 | Embedded packaging structure, preparation method thereof and terminal |
US11264357B1 (en) | 2020-10-20 | 2022-03-01 | Invensas Corporation | Mixed exposure for large die |
CN112672490B (en) * | 2020-12-01 | 2022-09-30 | 吉安满坤科技股份有限公司 | Preparation method of multilayer circuit board for 5G terminal network card and 5G network card thereof |
WO2023074484A1 (en) * | 2021-10-26 | 2023-05-04 | 三菱瓦斯化学株式会社 | Resin composition, prepreg, resin sheet, laminated plate, metal foil-clad laminated plate, and printed wiring board |
Citations (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5261153A (en) * | 1992-04-06 | 1993-11-16 | Zycon Corporation | In situ method for forming a capacitive PCB |
US5633785A (en) * | 1994-12-30 | 1997-05-27 | University Of Southern California | Integrated circuit component package with integral passive component |
US5635767A (en) * | 1995-06-02 | 1997-06-03 | Motorola, Inc. | Semiconductor device having built-in high frequency bypass capacitor |
US5731047A (en) * | 1996-11-08 | 1998-03-24 | W.L. Gore & Associates, Inc. | Multiple frequency processing to improve electrical resistivity of blind micro-vias |
US5745334A (en) * | 1996-03-25 | 1998-04-28 | International Business Machines Corporation | Capacitor formed within printed circuit board |
US5836063A (en) * | 1996-03-23 | 1998-11-17 | Envec Mess- Und Regeltechnik Gmbh + Co. | Method for producing capacitive ceramic absolute pressure sensors sorted in zero-point long-term stability defect classes |
US5841075A (en) * | 1996-11-08 | 1998-11-24 | W. L. Gore & Associates, Inc. | Method for reducing via inductance in an electronic assembly and article |
US5868590A (en) * | 1996-01-26 | 1999-02-09 | Siemens Aktiengesellschaft | Contact spring |
US5879787A (en) * | 1996-11-08 | 1999-03-09 | W. L. Gore & Associates, Inc. | Method and apparatus for improving wireability in chip modules |
US5888631A (en) * | 1996-11-08 | 1999-03-30 | W. L. Gore & Associates, Inc. | Method for minimizing warp in the production of electronic assemblies |
US5888630A (en) * | 1996-11-08 | 1999-03-30 | W. L. Gore & Associates, Inc. | Apparatus and method for unit area composition control to minimize warp in an integrated circuit chip package assembly |
US5900312A (en) * | 1996-11-08 | 1999-05-04 | W. L. Gore & Associates, Inc. | Integrated circuit chip package assembly |
US5912809A (en) * | 1997-01-21 | 1999-06-15 | Dell Usa, L.P. | Printed circuit board (PCB) including channeled capacitive plane structure |
US5972231A (en) * | 1997-10-31 | 1999-10-26 | Ncr Corporation | Imbedded PCB AC coupling capacitors for high data rate signal transfer |
US5983974A (en) * | 1996-11-08 | 1999-11-16 | W. L. Gore & Associates, Inc. | Method of making a lid for a chip/package system |
US5986974A (en) * | 1996-03-05 | 1999-11-16 | Chevron U.S.A., Inc. | Method for geophysical processing and interpretation using seismic trace difference for analysis and display |
US6011697A (en) * | 1996-11-08 | 2000-01-04 | W. L. Gore & Associates, Inc. | Constraining ring for use in electronic packaging |
US6018196A (en) * | 1996-11-08 | 2000-01-25 | W. L. Gore & Associates, Inc. | Semiconductor flip chip package |
US6103992A (en) * | 1996-11-08 | 2000-08-15 | W. L. Gore & Associates, Inc. | Multiple frequency processing to minimize manufacturing variability of high aspect ratio micro through-vias |
US6143401A (en) * | 1996-11-08 | 2000-11-07 | W. L. Gore & Associates, Inc. | Electronic chip package |
US6215649B1 (en) * | 1998-11-05 | 2001-04-10 | International Business Machines Corporation | Printed circuit board capacitor structure and method |
US6333857B1 (en) * | 1998-12-25 | 2001-12-25 | Ngk Spark Plug Co., Ltd. | Printing wiring board, core substrate, and method for fabricating the core substrate |
US6370013B1 (en) * | 1999-11-30 | 2002-04-09 | Kyocera Corporation | Electric element incorporating wiring board |
US6388207B1 (en) * | 2000-12-29 | 2002-05-14 | Intel Corporation | Electronic assembly with trench structures and methods of manufacture |
US6407929B1 (en) * | 2000-06-29 | 2002-06-18 | Intel Corporation | Electronic package having embedded capacitors and method of fabrication therefor |
US6410858B1 (en) * | 1999-12-17 | 2002-06-25 | Shinko Electric Industries Co. Ltd. | Multilayered wiring board, a production process for, and semiconductor device using, the same |
US6441314B2 (en) * | 1999-03-11 | 2002-08-27 | Shinko Electric Industries Co., Inc. | Multilayered substrate for semiconductor device |
US6490170B2 (en) * | 1997-10-17 | 2002-12-03 | Ibiden Co., Ltd. | Package substrate |
US6724638B1 (en) * | 1999-09-02 | 2004-04-20 | Ibiden Co., Ltd. | Printed wiring board and method of producing the same |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69807793T2 (en) | 1997-07-04 | 2003-08-14 | Hitachi Chemical Co Ltd | Curable resin composition modified with a cyanate ester and varnish made therefrom, prepreg, metal-coated layer plate, film, printed circuit board and multilayer circuit board |
US6608760B2 (en) | 1998-05-04 | 2003-08-19 | Tpl, Inc. | Dielectric material including particulate filler |
JP3489729B2 (en) | 1999-11-19 | 2004-01-26 | 株式会社村田製作所 | Multilayer capacitors, wiring boards, decoupling circuits, and high-frequency circuits |
-
2002
- 2002-07-19 US US10/199,926 patent/US6847527B2/en not_active Expired - Lifetime
- 2002-08-22 AT AT02761469T patent/ATE343222T1/en not_active IP Right Cessation
- 2002-08-22 DE DE60215518T patent/DE60215518T2/en not_active Expired - Fee Related
- 2002-08-22 JP JP2003523005A patent/JP2005501415A/en active Pending
- 2002-08-22 DK DK02761469T patent/DK1419528T3/en active
- 2002-08-22 AU AU2002326733A patent/AU2002326733A1/en not_active Abandoned
- 2002-08-22 KR KR1020047002631A patent/KR100896548B1/en not_active IP Right Cessation
- 2002-08-22 CA CA002456769A patent/CA2456769A1/en not_active Abandoned
- 2002-08-22 EP EP02761469A patent/EP1419528B1/en not_active Expired - Lifetime
- 2002-08-22 CN CN02816537A patent/CN100578774C/en not_active Expired - Fee Related
- 2002-08-22 WO PCT/US2002/026756 patent/WO2003019656A2/en active IP Right Grant
- 2002-08-23 TW TW091119135A patent/TW559955B/en not_active IP Right Cessation
Patent Citations (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5261153A (en) * | 1992-04-06 | 1993-11-16 | Zycon Corporation | In situ method for forming a capacitive PCB |
US5633785A (en) * | 1994-12-30 | 1997-05-27 | University Of Southern California | Integrated circuit component package with integral passive component |
US5635767A (en) * | 1995-06-02 | 1997-06-03 | Motorola, Inc. | Semiconductor device having built-in high frequency bypass capacitor |
US5868590A (en) * | 1996-01-26 | 1999-02-09 | Siemens Aktiengesellschaft | Contact spring |
US5986974A (en) * | 1996-03-05 | 1999-11-16 | Chevron U.S.A., Inc. | Method for geophysical processing and interpretation using seismic trace difference for analysis and display |
US5836063A (en) * | 1996-03-23 | 1998-11-17 | Envec Mess- Und Regeltechnik Gmbh + Co. | Method for producing capacitive ceramic absolute pressure sensors sorted in zero-point long-term stability defect classes |
US5745334A (en) * | 1996-03-25 | 1998-04-28 | International Business Machines Corporation | Capacitor formed within printed circuit board |
US6011697A (en) * | 1996-11-08 | 2000-01-04 | W. L. Gore & Associates, Inc. | Constraining ring for use in electronic packaging |
US6127250A (en) * | 1996-11-08 | 2000-10-03 | W. L. Gore & Associates, Inc. | Method of increasing package reliability by designing in plane CTE gradients |
US5888631A (en) * | 1996-11-08 | 1999-03-30 | W. L. Gore & Associates, Inc. | Method for minimizing warp in the production of electronic assemblies |
US5888630A (en) * | 1996-11-08 | 1999-03-30 | W. L. Gore & Associates, Inc. | Apparatus and method for unit area composition control to minimize warp in an integrated circuit chip package assembly |
US5900312A (en) * | 1996-11-08 | 1999-05-04 | W. L. Gore & Associates, Inc. | Integrated circuit chip package assembly |
US6248959B1 (en) * | 1996-11-08 | 2001-06-19 | W. L. Gore & Associates, Inc. | Substrate with die area having same CTE as IC |
US6203891B1 (en) * | 1996-11-08 | 2001-03-20 | W. L. Gore & Associates, Inc. | Multiple frequency processing to minimize manufacturing variability of high aspect ratio micro through-vias |
US5983974A (en) * | 1996-11-08 | 1999-11-16 | W. L. Gore & Associates, Inc. | Method of making a lid for a chip/package system |
US5841075A (en) * | 1996-11-08 | 1998-11-24 | W. L. Gore & Associates, Inc. | Method for reducing via inductance in an electronic assembly and article |
US5731047A (en) * | 1996-11-08 | 1998-03-24 | W.L. Gore & Associates, Inc. | Multiple frequency processing to improve electrical resistivity of blind micro-vias |
US6018196A (en) * | 1996-11-08 | 2000-01-25 | W. L. Gore & Associates, Inc. | Semiconductor flip chip package |
US6021564A (en) * | 1996-11-08 | 2000-02-08 | W. L. Gore & Associates, Inc. | Method for reducing via inductance in an electronic assembly and article |
US6103992A (en) * | 1996-11-08 | 2000-08-15 | W. L. Gore & Associates, Inc. | Multiple frequency processing to minimize manufacturing variability of high aspect ratio micro through-vias |
US5879787A (en) * | 1996-11-08 | 1999-03-09 | W. L. Gore & Associates, Inc. | Method and apparatus for improving wireability in chip modules |
US6143401A (en) * | 1996-11-08 | 2000-11-07 | W. L. Gore & Associates, Inc. | Electronic chip package |
US6183592B1 (en) * | 1996-11-08 | 2001-02-06 | Mark F. Sylvester | Method for minimizing warp in the production of electronic assemblies |
US5912809A (en) * | 1997-01-21 | 1999-06-15 | Dell Usa, L.P. | Printed circuit board (PCB) including channeled capacitive plane structure |
US6490170B2 (en) * | 1997-10-17 | 2002-12-03 | Ibiden Co., Ltd. | Package substrate |
US5972231A (en) * | 1997-10-31 | 1999-10-26 | Ncr Corporation | Imbedded PCB AC coupling capacitors for high data rate signal transfer |
US6215649B1 (en) * | 1998-11-05 | 2001-04-10 | International Business Machines Corporation | Printed circuit board capacitor structure and method |
US6333857B1 (en) * | 1998-12-25 | 2001-12-25 | Ngk Spark Plug Co., Ltd. | Printing wiring board, core substrate, and method for fabricating the core substrate |
US6441314B2 (en) * | 1999-03-11 | 2002-08-27 | Shinko Electric Industries Co., Inc. | Multilayered substrate for semiconductor device |
US6724638B1 (en) * | 1999-09-02 | 2004-04-20 | Ibiden Co., Ltd. | Printed wiring board and method of producing the same |
US6370013B1 (en) * | 1999-11-30 | 2002-04-09 | Kyocera Corporation | Electric element incorporating wiring board |
US6410858B1 (en) * | 1999-12-17 | 2002-06-25 | Shinko Electric Industries Co. Ltd. | Multilayered wiring board, a production process for, and semiconductor device using, the same |
US6407929B1 (en) * | 2000-06-29 | 2002-06-18 | Intel Corporation | Electronic package having embedded capacitors and method of fabrication therefor |
US6388207B1 (en) * | 2000-12-29 | 2002-05-14 | Intel Corporation | Electronic assembly with trench structures and methods of manufacture |
Cited By (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040104463A1 (en) * | 2002-09-27 | 2004-06-03 | Gorrell Robin E. | Crack resistant interconnect module |
US20050093173A1 (en) * | 2003-11-05 | 2005-05-05 | Lsi Logic Corporation | Semiconductor package having dicrete non-active electrical components incorporated into the package |
US7791210B2 (en) * | 2003-11-05 | 2010-09-07 | Lsi Corporation | Semiconductor package having discrete non-active electrical components incorporated into the package |
US6867124B1 (en) * | 2003-12-04 | 2005-03-15 | Intel Corporation | Integrated circuit packaging design and method |
US20100175916A1 (en) * | 2004-09-22 | 2010-07-15 | Digi International Inc. | Method and Apparatus for Configurable Circuitry |
US9767241B2 (en) * | 2004-09-22 | 2017-09-19 | Digi International Inc. | Method and apparatus for printed circuit board with stiffener |
US8172855B2 (en) * | 2004-11-24 | 2012-05-08 | Abdou M S | Devices and methods for inter-vertebral orthopedic device placement |
US10918498B2 (en) | 2004-11-24 | 2021-02-16 | Samy Abdou | Devices and methods for inter-vertebral orthopedic device placement |
US10188529B2 (en) | 2004-11-24 | 2019-01-29 | Samy Abdou | Devices and methods for inter-vertebral orthopedic device placement |
US11096799B2 (en) | 2004-11-24 | 2021-08-24 | Samy Abdou | Devices and methods for inter-vertebral orthopedic device placement |
US8974461B2 (en) | 2004-11-24 | 2015-03-10 | M. Samy Abdou | Devices and methods for inter-vertebral orthopedic device placement |
US20060149278A1 (en) * | 2004-11-24 | 2006-07-06 | Abdou Amy M | Devices and methods for inter-vertebral orthopedic device placement |
US7725865B2 (en) * | 2005-03-29 | 2010-05-25 | Fujitsu Microelectronics Limited | Method, storage media storing program, and component for avoiding increase in delay time in semiconductor circuit having plural wiring layers |
US20060220255A1 (en) * | 2005-03-29 | 2006-10-05 | Fujitsu Limited | Terminal layer setting method for semiconductor circuit having a plurality of circuit layers, storage media storing terminal layer setting program, storage media storing a wiring terminal extension processing program and terminal extending component used for setting of the terminal layer |
US20070093828A1 (en) * | 2005-10-07 | 2007-04-26 | Abdou M S | Devices and methods for inter-vertebral orthopedic device placement |
EP1936682A4 (en) * | 2005-10-14 | 2011-08-03 | Ibiden Co Ltd | Printed wiring board |
US20090064493A1 (en) * | 2005-10-14 | 2009-03-12 | Ibiden Co., Ltd. | Printed circuit board |
US8108990B2 (en) | 2005-10-14 | 2012-02-07 | Ibiden Co., Ltd. | Method for manufacturing printed circuit board |
EP1936682A1 (en) * | 2005-10-14 | 2008-06-25 | Ibiden Co., Ltd. | Printed wiring board |
EP1777746A3 (en) * | 2005-10-21 | 2009-08-19 | E.I. Du Pont De Nemours And Company | A package having an array of embedded capacitors for power delivery and decoupling of high speed input/output circuit and methods of forming thereof |
US7705423B2 (en) | 2005-10-21 | 2010-04-27 | Georgia Tech Research Corporation | Device having an array of embedded capacitors for power delivery and decoupling of high speed input/output circuitry of an integrated circuit |
EP1777746A2 (en) * | 2005-10-21 | 2007-04-25 | E.I. Dupont De Nemours And Company | A package having an array of embedded capacitors for power delivery and decoupling of high speed input/output circuit and methods of forming thereof |
US20080115965A1 (en) * | 2006-10-16 | 2008-05-22 | Huajun Lu | Method and System for Placing Multiple Loads in a High-Speed System |
US7804692B2 (en) * | 2006-10-16 | 2010-09-28 | Nvidia Corporation | Method and system for placing multiple loads in a high-speed system |
US20090102045A1 (en) * | 2007-10-17 | 2009-04-23 | Phoenix Precision Technology Corporation | Packaging substrate having capacitor embedded therein |
US8564967B2 (en) | 2007-12-03 | 2013-10-22 | Cda Processing Limited Liability Company | Device and method for reducing impedance |
EP2068360A3 (en) * | 2007-12-03 | 2010-12-22 | E.I. Du Pont De Nemours And Company | Improved methods of mid-frequency decoupling and device providing an improved mid-frequency decoupling |
US20090140400A1 (en) * | 2007-12-03 | 2009-06-04 | E.I. Du Pont De Nemours And Company | Method of Mid-Frequency Decoupling |
US20110278737A1 (en) * | 2008-09-06 | 2011-11-17 | Farhang Yazdani | Stacking Integrated Circuits containing Serializer and Deserializer Blocks using Through Silicon Via |
US8014166B2 (en) * | 2008-09-06 | 2011-09-06 | Broadpak Corporation | Stacking integrated circuits containing serializer and deserializer blocks using through silicon via |
US20100058580A1 (en) * | 2008-09-06 | 2010-03-11 | Farhang Yazdani | Stacking Integrated Circuits containing Serializer and Deserializer Blocks using Through Silicon Via |
US10515886B2 (en) | 2008-09-06 | 2019-12-24 | Broadpak Corporation | Scalable semiconductor interposer integration |
US10236275B2 (en) * | 2008-09-06 | 2019-03-19 | Broadpak Corporation | Stacking integrated circuits containing serializer and deserializer blocks using through silicon via |
US10945861B2 (en) | 2009-12-07 | 2021-03-16 | Samy Abdou | Devices and methods for minimally invasive spinal stabilization and instrumentation |
US10857004B2 (en) | 2009-12-07 | 2020-12-08 | Samy Abdou | Devices and methods for minimally invasive spinal stabilization and instrumentation |
US11918486B2 (en) | 2009-12-07 | 2024-03-05 | Samy Abdou | Devices and methods for minimally invasive spinal stabilization and instrumentation |
US10610380B2 (en) | 2009-12-07 | 2020-04-07 | Samy Abdou | Devices and methods for minimally invasive spinal stabilization and instrumentation |
US10543107B2 (en) | 2009-12-07 | 2020-01-28 | Samy Abdou | Devices and methods for minimally invasive spinal stabilization and instrumentation |
US9893004B2 (en) | 2011-07-27 | 2018-02-13 | Broadpak Corporation | Semiconductor interposer integration |
US9818680B2 (en) | 2011-07-27 | 2017-11-14 | Broadpak Corporation | Scalable semiconductor interposer integration |
US11324608B2 (en) | 2011-09-23 | 2022-05-10 | Samy Abdou | Spinal fixation devices and methods of use |
US10575961B1 (en) | 2011-09-23 | 2020-03-03 | Samy Abdou | Spinal fixation devices and methods of use |
US11517449B2 (en) | 2011-09-23 | 2022-12-06 | Samy Abdou | Spinal fixation devices and methods of use |
US11839413B2 (en) | 2012-02-22 | 2023-12-12 | Samy Abdou | Spinous process fixation devices and methods of use |
US11006982B2 (en) | 2012-02-22 | 2021-05-18 | Samy Abdou | Spinous process fixation devices and methods of use |
US11559336B2 (en) | 2012-08-28 | 2023-01-24 | Samy Abdou | Spinal fixation devices and methods of use |
US10695105B2 (en) | 2012-08-28 | 2020-06-30 | Samy Abdou | Spinal fixation devices and methods of use |
US11173040B2 (en) | 2012-10-22 | 2021-11-16 | Cogent Spine, LLC | Devices and methods for spinal stabilization and instrumentation |
US11918483B2 (en) | 2012-10-22 | 2024-03-05 | Cogent Spine Llc | Devices and methods for spinal stabilization and instrumentation |
US20140116759A1 (en) * | 2012-10-26 | 2014-05-01 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
US9565762B1 (en) * | 2013-12-06 | 2017-02-07 | Marvell Israel (M.I.S.L) Ltd. | Power delivery network in a printed circuit board structure |
US10524360B2 (en) | 2014-02-21 | 2019-12-31 | Mitsui Mining & Smelting Co., Ltd. | Copper clad laminate for forming of embedded capacitor layer, multilayered printed wiring board, and manufacturing method of multilayered printed wiring board |
US9924597B2 (en) | 2014-02-21 | 2018-03-20 | Mitsui Mining & Smelting Co., Ltd. | Copper clad laminate for forming of embedded capacitor layer, multilayered printed wiring board, and manufacturing method of multilayered printed wiring board |
US10026720B2 (en) | 2015-05-20 | 2018-07-17 | Broadpak Corporation | Semiconductor structure and a method of making thereof |
US11246718B2 (en) | 2015-10-14 | 2022-02-15 | Samy Abdou | Devices and methods for vertebral stabilization |
US10857003B1 (en) | 2015-10-14 | 2020-12-08 | Samy Abdou | Devices and methods for vertebral stabilization |
US10701808B2 (en) | 2016-02-03 | 2020-06-30 | Fujitsu Limited | Capacitor built-in multilayer wiring substrate and manufacturing method thereof |
US10362677B2 (en) * | 2016-02-03 | 2019-07-23 | Fujitsu Limited | Capacitor built-in multilayer wiring substrate and manufacturing method thereof |
US10743404B2 (en) | 2016-02-18 | 2020-08-11 | Cree, Inc. | PCB based semiconductor device |
US10225922B2 (en) | 2016-02-18 | 2019-03-05 | Cree, Inc. | PCB based semiconductor package with impedance matching network elements integrated therein |
WO2017140737A1 (en) * | 2016-02-18 | 2017-08-24 | Infineon Technologies Ag | Pcb based semiconductor package with impedance matching network elements integrated therein |
EP3640982A1 (en) | 2016-02-18 | 2020-04-22 | Cree, Inc. | Pcb based doherty amplifier with impedance matching network elements integrated in the pcb |
US10575394B2 (en) | 2016-02-18 | 2020-02-25 | Cree, Inc. | PCB based semiconductor package with impedance matching network elements integrated therein |
US20180035543A1 (en) * | 2016-07-29 | 2018-02-01 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Component Carrier With a Bypass Capacitance Comprising Dielectric Film Structure |
US10568208B2 (en) * | 2016-07-29 | 2020-02-18 | At & S Austria Technologie & Systemtechnik Aktiengesellschaft | Component carrier with a bypass capacitance comprising dielectric film structure |
US11058548B1 (en) | 2016-10-25 | 2021-07-13 | Samy Abdou | Devices and methods for vertebral bone realignment |
US11752008B1 (en) | 2016-10-25 | 2023-09-12 | Samy Abdou | Devices and methods for vertebral bone realignment |
US10548740B1 (en) | 2016-10-25 | 2020-02-04 | Samy Abdou | Devices and methods for vertebral bone realignment |
US11259935B1 (en) | 2016-10-25 | 2022-03-01 | Samy Abdou | Devices and methods for vertebral bone realignment |
US10973648B1 (en) | 2016-10-25 | 2021-04-13 | Samy Abdou | Devices and methods for vertebral bone realignment |
US10744000B1 (en) | 2016-10-25 | 2020-08-18 | Samy Abdou | Devices and methods for vertebral bone realignment |
US10999921B2 (en) * | 2017-06-13 | 2021-05-04 | Samsung Electronics Co., Ltd. | Circuit board for reducing transmitting loss and electronic device therewith |
US20180359845A1 (en) * | 2017-06-13 | 2018-12-13 | Samsung Electronics Co., Ltd. | Circuit board for reducing transmitting loss and electronic device therewith |
US10566286B2 (en) * | 2017-12-18 | 2020-02-18 | Apple Inc. | High bandwidth routing for die to die interposer and on-chip applications |
US10217708B1 (en) * | 2017-12-18 | 2019-02-26 | Apple Inc. | High bandwidth routing for die to die interposer and on-chip applications |
US11179248B2 (en) | 2018-10-02 | 2021-11-23 | Samy Abdou | Devices and methods for spinal implantation |
TWI778260B (en) * | 2019-04-09 | 2022-09-21 | 矽品精密工業股份有限公司 | Package stack structure, manufacturing method and carrier module thereof |
WO2020256774A1 (en) * | 2019-06-17 | 2020-12-24 | Western Digital Technologies, Inc. | Return path cavity for single ended signal via |
US11134575B2 (en) * | 2019-09-30 | 2021-09-28 | Gentherm Gmbh | Dual conductor laminated substrate |
US11744023B2 (en) | 2019-09-30 | 2023-08-29 | Gentherm Gmbh | Dual conductor laminated substrate |
CN110729265A (en) * | 2019-10-21 | 2020-01-24 | 青岛海信宽带多媒体技术有限公司 | Optical module and optical network device |
CN114980498A (en) * | 2022-05-09 | 2022-08-30 | 江西福昌发电路科技有限公司 | High-density interconnection printed board and processing method thereof |
Also Published As
Publication number | Publication date |
---|---|
KR100896548B1 (en) | 2009-05-07 |
CN100578774C (en) | 2010-01-06 |
WO2003019656A2 (en) | 2003-03-06 |
CA2456769A1 (en) | 2003-03-06 |
US20040170006A9 (en) | 2004-09-02 |
AU2002326733A1 (en) | 2003-03-10 |
DK1419528T3 (en) | 2007-02-19 |
EP1419528A2 (en) | 2004-05-19 |
EP1419528B1 (en) | 2006-10-18 |
JP2005501415A (en) | 2005-01-13 |
US6847527B2 (en) | 2005-01-25 |
CN1547772A (en) | 2004-11-17 |
DE60215518D1 (en) | 2006-11-30 |
ATE343222T1 (en) | 2006-11-15 |
DE60215518T2 (en) | 2007-08-30 |
TW559955B (en) | 2003-11-01 |
KR20040040443A (en) | 2004-05-12 |
WO2003019656A3 (en) | 2003-11-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6847527B2 (en) | Interconnect module with reduced power distribution impedance | |
JP4079699B2 (en) | Multilayer wiring circuit board | |
KR101137749B1 (en) | Multilayer printed wiring board | |
JP4392157B2 (en) | WIRING BOARD SHEET MATERIAL AND ITS MANUFACTURING METHOD, AND MULTILAYER BOARD AND ITS MANUFACTURING METHOD | |
KR101199285B1 (en) | Multilayer printed wiring board | |
US8035979B2 (en) | Printed wiring board with built-in semiconductor element, and process for producing the same | |
US8108990B2 (en) | Method for manufacturing printed circuit board | |
US7429510B2 (en) | Method of making a capacitive substrate using photoimageable dielectric for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate | |
US7449381B2 (en) | Method of making a capacitive substrate for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate | |
JP4726546B2 (en) | Wiring board manufacturing method | |
US20100224397A1 (en) | Wiring board and method for manufacturing the same | |
KR20070110945A (en) | Multilayer printed wiring board | |
KR20110040990A (en) | Multilayer printed wiring board | |
US20070177331A1 (en) | Non-flaking capacitor material, capacitive substrate having an internal capacitor therein including said non-flaking capacitor material, and method of making a capacitor member for use in a capacitive substrate | |
US20120228014A1 (en) | Circuitized substrate with internal thin film capacitor and method of making same | |
US20010022392A1 (en) | Tented plated through-holes and method for fabrication thereof | |
US20030178388A1 (en) | Inverted micro-vias | |
US20090102045A1 (en) | Packaging substrate having capacitor embedded therein | |
EP1755161A2 (en) | Interconnect module with reduced power distribution impedance | |
JP2003229661A (en) | Wiring board and its manufacturing method | |
JP2002203734A (en) | Capacitor, multilayered printed wiring board, and method of manufacturing the same | |
JP3786894B2 (en) | Wiring board and manufacturing method thereof | |
KR20050050077A (en) | Multilayer printed wiring board | |
JP2004103615A (en) | Multilayer wiring board, semiconductor device, and radio electronic equipment | |
JPH04312998A (en) | Polyimide multilayer wiring board and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: 3M INNOVATIVE PROPERTIES COMPANY, MINNESOTA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SYLVESTER, MARK F.;HANSON, DAVID A.;PETEFISH, WILLIAM G.;REEL/FRAME:013327/0861;SIGNING DATES FROM 20020719 TO 20020816 Owner name: 3M INNOVATIVE PROPERTIES COMPANY, MINNESOTA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SYLVESTER, MARK F.;HANSON, DAVID A.;PETEFISH, WILLIAM G.;SIGNING DATES FROM 20020719 TO 20020816;REEL/FRAME:013327/0861 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |